Digital Control of a High Voltage (2.5 kV) Bidirectional Flyback DC-DC Converter for Driving a Capacitive Incremental Actuator

Thummala, Prasanth; Maksimovic, Dragan; Zhang, Zhe; Andersen, Michael A. E.

Published in: IEEE Transactions on Power Electronics

Link to article, DOI: 10.1109/TPEL.2016.2520497

Publication date: 2016

Document Version Peer reviewed version

Link back to DTU Orbit


General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
Abstract — This paper presents a digital control technique to achieve valley switching in a bidirectional flyback converter used to drive a dielectric electro-active polymer based capacitive incremental actuator. The paper also provides the design of a low input voltage (24 V) and variable high output voltage (0-2.5 kV) bidirectional dc-dc flyback converter for driving a capacitive incremental actuator. The incremental actuator consists of three electrically isolated, mechanically connected capacitive actuators. It requires three high voltage (2-2.5 kV) bidirectional dc-dc converters, to accomplish the incremental motion by charging and discharging the capacitive actuators. The bidirectional flyback converter employs a digital controller to improve efficiency and charge/discharge speed using the valley switching technique during both charge and discharge processes, without the need to sense signals on the output high-voltage (HV) side. Experimental results verifying the bidirectional operation of a high voltage flyback converter are presented, using a 3 kV polypropylene film capacitor as the load. The energy loss distributions of the converter when 4 kV and 4.5 kV HV MOSFETs are used on HV side are presented. The flyback prototype with a 4 kV MOSFET demonstrated 89% charge energy efficiency to charge the capacitive load from 0 V to 2.5 kV, and 84% discharge energy efficiency to discharge it from 2.5 kV to 0 V, respectively.

Index Terms — switch-mode power converters, high voltage dc-dc converters, digital control, energy efficiency, actuator
I. INTRODUCTION

Dielectric electro-active polymer (DEAP) is an evolving smart material that has experienced substantial development and has gained growing attention over the last decade [1]-[3]. DEAPs, when used as linear actuators, have the potential to be an effective replacement for many conventional (e.g., piezo, pneumatic and hydraulic) linear actuators because of their unique properties, including light weight, low noise operation, high flexibility, large strain, and autonomous capability. The DEAP actuator, shown in Fig. 1(a), is ideally equivalent to a pure capacitive load [4]. The DEAP incremental actuator concept, proposed in [5], consists of two grippers at both ends (to enable gripping operation) and an extender (to move the grippers), as shown in Fig. 1(b). These grippers connect with the extender using mechanical structures. The grippers $A_1$ and $A_3$ and the extender $A_2$ are similar to the DEAP actuator shown in Fig. 1(a). For moving the incremental actuator with a given speed and direction, the three DEAP actuators (which behave as electrically isolated capacitive loads) need to be driven with a specific sequence of signals. Details of the DEAP incremental actuator operation can be found in [5].

To drive a DEAP incremental actuator, high voltage (HV) bidirectional DC-DC converters are required. The typical driving voltage range is 2-2.5 kV, which is needed to generate sufficient mechanical force and displacement from each gripper and extender [5]. Bidirectional operation is needed for the converters, to discharge the high-voltage across the actuators, also to transfer a part of the energy stored in the actuators to the source. High voltage drivers for a DEAP incremental actuator can be implemented using a piezo or magnetic transformer based DC-DC converters. Piezoelectric transformer (PT) based high voltage (HV) unidirectional and bidirectional DC-DC converters for driving a capacitive DEAP actuator are implemented in [6] and [7], respectively. The bidirectional PT based converters suffers from the disadvantages of high design and control complexity, and low energy efficiency [7]. The magnetic transformer based flyback converter is suitable for high voltage (2.5 kV) and low power (< 150 W) DC-DC applications due to its simple structure and low component count [8]. High voltage unidirectional flyback converters for charging the capacitive loads have been implemented in [9], [10]. The flyback converter
The topology proposed in [9] cannot discharge the high-voltage across the capacitive actuator, and the high-voltage across the capacitive load in [10] was discharged through a resistor. The bidirectional flyback based DC-DC converter topologies are proposed in [11]-[13] to transfer the power in both directions. However, those topologies cannot be directly used for charging and discharging a capacitive load at high voltage (2.5 kV). A modified bidirectional flyback converter to drive a capacitive DEAP actuator is implemented in [14], which utilized the control IC LT3751 [15] to achieve the charge and discharge operations, with boundary conduction mode (BCM) and discontinuous conduction mode (DCM) control, respectively. In [14], the converter is not optimized in terms of power density or efficiency. The schematic of the HV bidirectional flyback converter is shown in Fig. 2. The output voltage and load current waveforms across the load for one charge and discharge cycle are provided in Fig. 3. In Fig. 3(a), $T_{ch}$, $T_{delay}$ and $T_{dch}$ are the charge time, delay between the charge and discharge processes, and discharge time, respectively. In Fig. 3(b), $I_{ppkC}$, $I_{spkC}$, $I_{ppkD}$, $I_{spkD}$ are the primary and secondary peak currents during charge process, primary and secondary peak currents during discharge process, respectively.

The flyback transformer is the most critical component in the HV flyback converter. Selecting a best transformer winding architecture (TWA) and optimizing the HV transformer using it, would lead to an improved energy efficiency. Several TWAs for HV capacitor charge and discharge applications, have been investigated and implemented in [16], with turns ratios 10 and 20, respectively. In [17] an efficiency optimization technique is proposed for a bidirectional flyback converter used to drive a HV capacitor load. However, the discharge energy efficiency of the converter in [17] is lower compared to the charge energy efficiency, due to the capacitive switching losses during DCM operation. In the HV capacitor charging and discharging applications, even though the best transformer is designed, the capacitive switching losses due to the equivalent lumped
capacitance [18] and [19], at the drain node of primary MOSFET during charge process, and at the drain node of secondary HV MOSFET during discharge process dominates the total losses in the converter, especially, when proper control scheme is not implemented.

Control algorithms for optimal-flyback charging of a capacitive load have been proposed in [20], which focuses mainly on minimizing the conduction losses in the converter. The soft switching in the flyback converter can be accomplished by operating the converter in the critical conduction mode, i.e., at the CCM/DCM boundary. The operation at the CCM/DCM boundary requires a variable-frequency control. Valley switching or quasi-resonant (QR) control has been used, to improve the efficiency of the switch-mode power supplies by reducing the capacitive turn-on/switching losses, also to reduce electromagnetic interference (EMI) problems. Efficiency and performance improvement control techniques, for flyback converters driving resistive loads have been widely investigated. An efficiency optimization technique has been proposed for a flyback converter in [18], which employs the valley switching control. Under lightload or high-input voltage condition, the

Fig. 3. Ideal switching waveforms of a HV bidirectional flyback converter operating in boundary conduction mode (BCM) during both charge and discharge modes, a) output voltage variation in the complete charge and discharge processes, b) Primary and secondary currents, and output voltage during charge and discharge processes.
switching frequency of QR Flyback may be too high, which will cause high EMI noise and challenge the EMI filter design. The maximum switching frequency was limited by setting a minimum off-time for the switching period or for the switch turn off-time [21], [22].

Digital control techniques for flyback converters have been widely investigated. A digital primary-side sensing control technique is proposed in [23], for the output voltage/current regulation by employing an auxiliary winding. An adaptive blanking time control scheme to overcome the frequency hopping issue in a conventional QR control flyback converter with maximum frequency clamp is presented in [24]. Compared with conventional closed-loop control scheme with secondary-side feedback, the primary-side regulation (PSR) [25]–[27] can control both output voltage and output current without optocoupler, which decreases design difficulty and production cost and minimizes PCB layout size. A digitally controlled soft valley change (SVC) technique is proposed in [28], to minimize the audible noise caused by a sudden change in switching frequency during valley change. It changes the turn-on instant among valleys gradationally during several switching cycles under any transient situation. To achieve a high efficiency flyback converter with minimized external components, a dynamic frequency selector (DFS) technique is proposed in [29], which dynamically chooses one suitable valley voltage in the resonance to extend the switching period. In addition, valley switching with valley skip (VS) control is developed to reduce the turn-on switching loss under the light load condition. An improved synchronous rectifier (SR) driving strategy focusing on the quasi-resonant primary-side regulation (QR-PSR) flyback converter, to prevent reverse energy flowing in light-load/standby mode is proposed in [30]. A primary side peak current measurement strategy (PCMS) for the high precision constant output current converter is proposed in [31]. However, for HV capacitor charge and discharge applications, due to the very high voltage (~2.5 kV) on the output HV side, the control schemes described above cannot be directly used to achieve the ZVS operation in both charge and discharge operations, without sensing HV signals.

Consequently, the approach followed in this paper is to reduce the capacitive switching losses by implementing the valley switching control without sensing HV side signals, for charging as well as discharging the capacitive load. The proposed valley switching technique [32] requires only sensing of the low voltage side voltages (input supply voltage and drain voltage of low-voltage MOSFET) without the need to sense any HV side signals. The discharge energy efficiency in [17] is not as high as charge energy efficiency due to the DCM control with fixed switching frequency during the discharge operation, which also increases the discharge time. The increased discharge time decreases the speed of incremental actuator.

The main objective of this paper is to implement the valley switching technique using a digital controller, during both charge and discharge operations, in order to improve efficiency and charge/discharge speed, as well as to reduce electromagnetic interference (EMI). Furthermore, another objective is to eliminate the need to sense any signal (voltage or
current) on the HV side. This paper is organized as follows: following the introduction, Section II describes the converter design considerations. Section III presents the theoretical analysis of the HV flyback converter in DCM, for achieving the valley switching during both charge and discharge modes. Section IV discusses the proposed valley switching control technique. Section V provides the experimental and energy loss distribution results, followed by the conclusions in Section VI.

II. BIDIRECTIONAL DC-DC FLYBACK CONVERTER DESIGN CONSIDERATIONS

The converter design considerations [33] are discussed in this section. Specifications of the converter and power stage components used are provided in Tables I and II, respectively. For the primary low-voltage side a 250V MOSFET was selected. For the secondary HV side, the only available MOSFETs in the market are 4 kV and 4.5 kV from IXYS. A 5 kV HV diode from VMI has been selected as both freewheeling and blocking diodes.

### TABLE I
SPECIFICATIONS OF BIDIRECTIONAL FLYBACK CONVERTER

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage $V_{in}$</td>
<td>24 V</td>
</tr>
<tr>
<td>Output voltage $V_{out}$</td>
<td>0-2.5 kV ($V_{out,\ max}=2.5$ kV)</td>
</tr>
<tr>
<td>Capacitance of the load $C_{load}$</td>
<td>400 nF</td>
</tr>
<tr>
<td>On time of primary MOSFET during charge process $t_{on,c}$</td>
<td>9 $\mu$s</td>
</tr>
<tr>
<td>Target charging time $T_{ch}$</td>
<td>50 ms</td>
</tr>
</tbody>
</table>

### TABLE II
POWER STAGE COMPONENTS USED IN THE CONVERTER

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary low-voltage MOSFET $M_p$</td>
<td>250V, 25A [IPD600N25N3 G]</td>
</tr>
<tr>
<td>Secondary HV MOSFET $M_s$</td>
<td>4.5 kV, 200 mA, 750 $\Omega$ [IXTA02N450HV] / 4 kV, 300 mA, 290 $\Omega$ [IXTV03N400S]</td>
</tr>
<tr>
<td>Secondary HV diode $D_1$ / $D_2$</td>
<td>5 kV, 150 mA [SXF6525]</td>
</tr>
</tbody>
</table>

A. Choice of turns ratio of the flyback transformer

For the capacitor charging application, the turns ratio $n$ is selected based on the required maximum charging voltage of the capacitive load $V_{c,\ max}$. The typical voltage stress waveforms across primary MOSFET $M_p$, secondary HV MOSFET $M_s$ and HV diode $D_2$ are shown in Figs. 3(a), 3(b) and 3(c), 4(a), 4(b) and 4(c), respectively.

1) Charge process: The maximum and minimum turns ratios, from secondary to primary of the flyback transformer during charge process can be calculated to meet the devices breakdown voltage constraints.

The voltage stress across the primary MOSFET $M_p$ when turned off, should be less than its breakdown voltage $V_{BDM}$ (Fig. 3(a) 4(a)), so
where $V_{in}$ and $V_{oD2}$ are the input voltage and voltage drop of HV diode $D_2$, respectively, $V_{leakP}$ is the increase in the drain voltage of primary MOSFET due to the leakage inductance $L_{lkP}$, and $\beta_{M1}$ is the margin factor ($< 1$) for primary MOSFET breakdown voltage $V_{BVM1}$.

From (1), the transformer turns ratio

\[ n > n_{\text{min}} \]

where $n_{\text{min}}$ is the minimum turns ratio needed, to charge the capacitive load to $V_{o,max}$ and is given by

\[ n_{\text{min}} = \frac{\left[ V_{o,max} + V_{oD2} \right]}{\left( \beta_{M1}V_{BVM1} - V_{in} - V_{leakP} \right)} \]
For the given input specifications provided in Table I, by choosing $V_{\text{leak}}=70$ V (this design value can be changed depending on the possible estimated value of the leakage inductance referred to primary $L_{\text{LP}}$), and choosing a margin factor of $\beta_{\text{M}}=0.9$ for a 250 V primary MOSFET (see Table II), with a high-voltage HV diode drop of $V_{\text{out2}}=7$ V, the minimum turns ratio becomes $n_{\text{min}}=20$.

The voltage stress across the high-voltage HV diode $D_2$ when $M_p$ is turned on should be less than its breakdown voltage $V_{\text{BVD2}}$ (Fig. 3(b) 4(b)), so

$$\left[ V_{\text{o, max}} + nV_{\text{in}} \right] < \beta_{D2} V_{\text{BVD2}}$$

where $\beta_{D2}$ is the margin factor for HV diode breakdown voltage $V_{\text{BVD2}}$.

From (4), the transformer turns ratio

$$n < n_{\text{maxC}}$$

where $n_{\text{maxC}}$ is the maximum turns ratio needed for the charge process, and is given by

$$n_{\text{maxC}} = \left[ \frac{\beta_{D2} V_{\text{BVD2}} - V_{\text{o, max}}}{V_{\text{in}}} \right]$$

By choosing a margin factor of $\beta_{D2}=0.8$ for a 5 kV HV diode $D_2$, the maximum turns ratio becomes $n_{\text{maxC}}=62$.

2) **Discharge process:** The maximum allowable turns ratio of the flyback transformer during discharge process can be calculated from the breakdown voltage of the secondary MOSFET $M_s$. The voltage stress across $M_s$ when turned off should be less than its breakdown voltage $V_{\text{BVM2}}$ (Fig. 3(c) 4(c)), so

$$\left[ V_{\text{o, max}} + nV_{\text{in}} + V_{\text{leakS}} \right] < \beta_{M2} V_{\text{BVM2}}$$

where $V_{\text{leakS}}$ is the increase in the drain voltage of HV MOSFET due to the leakage inductance $L_{\text{ks}}$ and $\beta_{M2}$ is the margin factor for secondary MOSFET breakdown voltage $V_{\text{BVM2}}$.

From (7), the transformer turns ratio

$$n < n_{\text{maxD}}$$

where $n_{\text{maxD}}$ is the maximum turns ratio needed for the discharge process, and is given by

$$n_{\text{maxD}} = \left[ \frac{\beta_{M2} V_{\text{BVM2}} - V_{\text{o, max}} - V_{\text{leakS}}}{V_{\text{in}}} \right]$$

By choosing $V_{\text{leakS}}=650$ V, and for a margin factor of $\beta_{M2}=0.95$, the maximum turns ratios become 47 and 27 for 4.5 kV and 4 kV MOSFETs, respectively.

From (2), (5) and (8) the transformer turns ratio $n$ must satisfy:
\[ n \Rightarrow \begin{cases} n_{\text{min}} < n < n_{\text{max}}^C, & \text{if } V_{BYD2} < V_{BVM2} \\ n_{\text{min}} < n < n_{\text{max}}^D, & \text{if } V_{BYD2} > V_{BVM2} \end{cases} \] 

(10)

From the power stage components shown in Table II, \( V_{BYM2} < V_{BYD2} \), hence the turns ratio \( n \) should satisfy \( 20 < n < 47 \), for a 4.5 kV HV MOSFET, and \( 20 < n < 27 \), for a 4 kV HV MOSFET, respectively. The turns ratio \( n \) for the practical implementation is selected as 25. Nevertheless, the designer for this application, can choose a different turns ratio by satisfying (10).

B. Selection of peak currents during charge and discharge processes

1) Charge process: The expression for primary peak current \( I_{ppkC} \) to charge the HV capacitive load from 0 V to \( V_{o,\text{max}} \) in time \( T_{ch} \) is

\[ I_{ppkC} = \left( \frac{2nV_{in} + V_{o,\text{max}}}{\eta V_{in}} \right) \frac{C_{\text{load}}V_{o,\text{max}}}{\eta V_{in} (T_{ch} - T_{\text{delay}})} \] 

(11)

where \( C_{\text{load}} \) is the capacitance of the load or actuator, \( \eta \) is the power efficiency of the converter, and \( T_{ch} \) and \( T_{\text{delay}} \) are the charge time to reach the target output voltage and total propagation delay time in the whole charge process, respectively.

For the given input specifications, for a turns ratio of \( n=25 \), by choosing a power efficiency \( \eta=0.8 \), and for a chosen delay time of \( T_{\text{delay}}=5 \text{ ms} \), the approximate value of primary peak current is \( I_{ppkC} = 4.28 \text{ A} \).

The expression for maximum secondary peak current \( I_{spkC,\text{max}} \) to charge the HV capacitive load through HV diode \( D_2 \), when the converter is operating in BCM is

\[ I_{spkC,\text{max}} < \frac{2I_{D2}}{1 - D_{\text{onC,min}}} < \frac{2I_{D2}}{D_{\text{offC,max}}} \] 

(12)

where \( I_{D2} \), \( D_{\text{onC,min}} \) and \( D_{\text{offC,max}} \) are the rated average current of HV diode \( D_2 \), minimum on-time duty cycle of \( M_p \) and maximum off-time duty cycle of \( M_p \), respectively.

Equation (12) is derived based on the average current expression across HV diode \( D_2 \) during the charge process. The maximum secondary peak charging current, when a 5 kV HV diode, with a rated current of \( I_{D2}=150 \text{ mA} \) is used, and for a maximum off-duty cycle during charge process of \( D_{\text{offC,max}}=0.9 \) is \( I_{spkC,\text{max}}=333 \text{ mA} \). This corresponds to a maximum primary peak charging current of 8.3 A, for \( n=25 \).

2) Discharge process: During the discharge process, since the output voltage decreases in each switching cycle, to discharge the load with constant peak current \( I_{spkD} \), the on-time of HV MOSFET \( I_{\text{onD}} \) should increase in each switching cycle. The expression for maximum secondary peak current \( I_{spkD,\text{max}} \) to discharge the HV capacitive load, through the series combination of high voltage HV blocking diode \( D_b \) and high voltage HV MOSFET \( M_t \) (see Fig. 2) is
where $D_{onD,max}$ is the maximum on-time duty cycle of $M_s$, and $I_{SD}$ is the average current in the secondary HV side during discharge process, and is given by:

$$I_{sd} = \begin{cases} 1D_{rb}, & \text{if } I_{Db} < I_{Ms} \\ I_{Ms}, & \text{if } I_{Db} > I_{Ms} \end{cases}$$

(14)

where $I_{Db}$ and $I_{Ms}$ are the rated average current of HV diode $D_b$ and MOSFET $M_s$, respectively. Since average current of $D_b$ is less than that of $M_s$, i.e., $I_{Db} < I_{Ms}$ (see Table II), the average current in the secondary side $I_{sd}=I_{Db}$. The maximum secondary peak discharging current, for a maximum discharge on-time duty cycle $D_{onD,max}=0.8$ is $I_{spkD,max}=375$ mA. This corresponds to a maximum primary peak discharging current of 9.37 A, for $n=25$. From (12)-(14), the secondary peak discharge current should be less than 333 mA. The peak secondary current during discharge process is selected as $I_{spkD}=170$ mA, the value is equal to $I_{spkC}/n$.

C. Design of primary and secondary turns

The design methodologies for transformers and coupled inductors used in conventional switch-mode power supplies are well documented [9], [25]-[27] [8], [34]-[36]. In the HV bidirectional flyback converter, the primary and secondary turns are selected to avoid the saturation of the core during both charge and discharge modes. The converter operates with valley switching/BCM control during both charge and discharge processes [23] [32].

1) Charge process: The number of primary turns $N_p$ needed during charge process is

$$N_p = \frac{V_{in} t_{onC}}{B_{maxC} A_c}$$

(15)

where $t_{onC}$ is the on-time during the charge mode, $B_{maxC}$ and $A_c$ are the maximum flux density during charge process and the area of cross-section of the magnetic core, respectively.

The number of secondary turns needed during charge operation is

$$N_{sc} = N_p n$$

(16)

By choosing a PQ 20/20 core with $A_c=62$ mm$^2$, for a maximum flux density of $B_{maxC}=0.3$ T, and for the specifications shown in Table I, the primary and the secondary turns become $N_p=12$ and $N_{sc}=300$. 
2) **Discharge process:** The number of secondary turns needed during discharge process is

\[
N_{sD} = \frac{V_{\text{outD}} t_{\text{offD}}}{B_{\text{maxD}} A_i} - \frac{n(V_{\text{in}} + \Delta V_{\text{inD}}) t_{\text{offD}}}{B_{\text{maxD}} A_i} \tag{17}
\]

where \(t_{\text{onD}} \) and \(t_{\text{offD}} \) are the on-time and off-time of \(M_s \) during the discharge mode, respectively, and \(B_{\text{maxD}} \) is the maximum flux density of the core during discharge process, respectively.

The same secondary turns ( \(N_{s} = N_{sC} = N_{sD} \) ) should meet both (16) and (17). The input capacitance of \(C_{\text{in}} = 30 \text{ mF} \) is chosen, such that the input voltage increment during the discharge process \(\Delta V_{\text{inD}} < 2 \text{ V} \).

**D. Design of primary magnetizing inductance**

1) **Charge process:** When the converter operates in BCM during charge process, selecting fixed on-time \(t_{\text{onC}} \) ensures constant peak current. In this case, the duty cycle and the switching frequency are maximum at the final switching cycle (where the output voltage is close to the maximum target output voltage \((V_{\text{o,max}})\)), and minimum in the first switching cycle (where the output voltage is minimum or 0 V). The expression for the primary magnetizing inductance \(L_{mpC} \) needed during charge process is

\[
L_{mpC} = \frac{V_{\text{in}} t_{\text{onC}}}{I_{\text{ppkC}}} \tag{18}
\]

For \(V_{\text{in}} = 24 \text{ V} \), \(t_{\text{onC}} = 9 \mu\text{s} \), and \(I_{\text{ppkC}} = 4.28 \text{ A} \), the primary magnetizing inductance becomes \(L_{mpC} = 50.5 \mu\text{H} \).

2) **Discharge process:** When the converter operates in BCM during discharge process, selecting variable on-time \(t_{\text{onD}} \) (as the output voltage decreases) ensures constant peak current. In this case, the duty cycle and the switching frequency are maximum at the first switching cycle (where the output voltage is close to the maximum target output voltage \((V_{\text{o,max}})\)), and minimum in the final switching cycle (where the output voltage is close to minimum discharge voltage or 0 V). When the capacitive load transfers the energy back to the source, the input voltage slightly increases by \(\Delta V_{\text{inD}} \). The magnitude of \(\Delta V_{\text{inD}} \) depends on the value of the input capacitance \(C_{\text{in}} \) used. The expression for the primary magnetizing inductance \(L_{mpD} \) during discharge process is

\[
L_{mpD} = \frac{(V_{\text{in}} + \Delta V_{\text{inD}}) t_{\text{offD}}}{I_{\text{ppkD}}} \tag{19}
\]

The same primary magnetizing inductance ( \(L_{mp} = L_{mpC} = L_{mpD} \) ) should meet both (18) and (19).
From (15)-(19), it can be concluded that, if the number of secondary turns $N_s = N_{pc} = N_{sD}$ and the magnetizing inductance $L_{mp} = L_{mpC} = L_{mpD}$ then, the peak discharge flux density $B_{maxD}$ in terms of peak charge flux density $B_{maxC}$ is given by

$$B_{maxD} = \frac{I_{ppkD}}{I_{ppkC}} B_{maxC} = \frac{n I_{spkD}}{I_{ppkC}} B_{maxC}$$

(20)

The secondary discharge peak current $I_{spkD}$ in any switching cycle limits the peak flux density $B_{maxD}$ during the discharge process. Hence, from (20) suppose if a secondary discharge peak current of $I_{spkD}=200$ mA is chosen, then the flux density during discharge process becomes (for $n=25$, $I_{ppkC}=4.28$ A, $B_{maxC}=0.3$ T) $B_{maxD}=0.35$ T. Hence, the secondary discharge peak current $I_{spkD}$ value needs be selected to avoid the core saturation during the discharging process.

E. HV flyback transformer winding design

The flyback transformer is designed using an automatic winding layout (AWL) technique proposed in [17], to minimize mainly the total energy loss due to the transformer paracitics. The parameters of the designed HV transformer measured using the impedance analyzer are provided in Table III. The proper insulation between the low-voltage (primary) and high-voltage (secondary) windings is achieved by using a triple insulated (TEX-E) [37] solid wire for primary winding. Due to large number of secondary turns, single insulated wire is used for secondary winding. The 300 secondary turns are wounded with 4 secondary layers and the 12 primary turns are wounded in a single primary layer. The self-capacitance of the HV winding has been significantly reduced by providing an insulation layer (using Kapton tape) between the secondary layers. Figure 5 shows the practical implementation of the flyback transformer. The secondary turns are wounded on the bobbin first, followed by the primary. The Z-type winding scheme [36] is implemented for the secondary layers, which further reduces the self-capacitance. The calculated core and winding losses of the transformer as a function of the output voltage are shown in Fig. 6, and the temperature rise of flyback transformer with PQ 20/20 core, which has a thermal resistance of 18 °C/W is shown in Fig. 7. The temperature rise distribution as a function of output voltage justifies the chosen PQ 20/20 core.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core used / material used</td>
<td>PQ 20/20 / P type</td>
</tr>
<tr>
<td>Primary $N_p$ / secondary turns $N_s$</td>
<td>12 / 300</td>
</tr>
<tr>
<td>Primary $L_{mp}$ / secondary magnetizing inductance $L_{mp}$</td>
<td>47.5 μH / 30 mH</td>
</tr>
<tr>
<td>Leakage inductance referred to primary $L_{lk}$ / secondary $L_{lk}$</td>
<td>990 nH / 620 μH</td>
</tr>
<tr>
<td>Self-capacitance of secondary winding $C_s$</td>
<td>6 pF</td>
</tr>
<tr>
<td>Diameter of primary / secondary winding</td>
<td>0.5 mm (TEX-E) / 0.11 mm</td>
</tr>
<tr>
<td>DC resistance of primary $R_p$ / secondary $R_s$</td>
<td>62 mΩ / 14 Ω</td>
</tr>
<tr>
<td>Number of layers of transformer primary / secondary</td>
<td>1 / 4</td>
</tr>
<tr>
<td>Thickness of insulation between secondary layers $d_{insulation}$</td>
<td>0.9 mm</td>
</tr>
</tbody>
</table>
Fig. 5. Practical HV transformer implementation.

Fig. 6. Estimated core and winding losses during charge and discharge modes.

Fig. 7. Temperature rise in the transformer with PQ 20/20 core during charge and discharge modes.
III. QUASI RESONANT (QR) / VALLEY SWITCHING CONTROL

The schematic of the HV bidirectional flyback converter for charging and discharging a capacitive actuator/load is shown in Fig. 2. This section provides the theoretical analysis for detecting the valley points in the drain voltage of low-voltage and high-voltage MOSFETs, in a bidirectional flyback converter. The assumption made in the analysis is that the load capacitance $C_{load}$ is much greater than the self-capacitance $C_s$ of the transformer ($C_{load} >> C_s$).

A. Analysis Valley switching during charge process

1) Analysis

Figure 4 Figure 8 shows the drain-to-source voltage of the primary MOSFET $M_p$ during charge process, when the converter operates in DCM. The drain to source voltage $V_{Mp}$ when the output voltage during charge process $V_{outC}$ is less than $nV_{in}$, i.e., $V_{outC} < nV_{in}$ in DCM is given by [22] [19]

$$V_{Mp}(t) = V_{in} + \left[ \frac{V_{outC} + V_{outD2}}{n} \right] e^{\left[ \frac{R_p}{2(T_{onC} + T_{offC})} \right]} \cos(w_1 t)$$

where $V_{outC}$ is the output voltage during the charge process at a given switching cycle, $V_{outD2}$ is the on-state voltage drop of 5 kV diode $D_2$, $R_p$ and $L_{lkp}$ are the primary DC resistance and leakage inductance referred to primary, respectively. $V_{leakP}$ is the voltage increment in drain-to-source voltage of $M_p$ due to leakage inductance referred to primary $L_{lkp}$ and is given by

$$V_{leakP} \approx I_{ppk} \sqrt{\frac{L_{lkp}}{C_{lumpP}}}.$$

The ringing frequency $f_1$ (or the oscillation period $T_{osc1}$) in DCM is given by

$$f_1 = \frac{W_1}{2\pi} = \frac{1}{2\pi \sqrt{(L_{mp} + L_{lkp})C_{lumpP}}} = \frac{1}{T_{osc1}}$$

Fig. 4. Fig. 8. Voltage across low voltage MOSFET $M_p$ in DCM, during charge process when $V_{outC} < nV_{in}$. 
where $R_p$ and $L_{lkp}$ are the primary DC resistance and leakage inductance referred to primary, respectively. In Fig. 8, $t_{onC}$, $t_{offC}$, $t_{dcmC}$, $t_{vC}$, and $t_{dC}$ are the on-time, off-time of $M_p$, total DCM time duration, time to reach the valley point in the drain voltage from the instant when $M_p$ is switched-off, and delay time needed to reach the valley point, from the instant when $V_{Mp}=V_{in}$, respectively.

From Fig. 5, the lumped capacitance $C_{lumpP}$ in terms of different capacitances in the converter is given by

$$C_{lumpP} = C_{ossp} + n^2 \left( C_s + C_{D2} + \frac{C_{Db} C_{osss}}{C_{Db} + C_{osss}} \right)$$  \hspace{1cm} (23)

where $C_{ossp}$, $C_{osss}$, $C_{D2}$, and $C_{Db}$, are the output capacitances of MOSFETs $M_p$ and $M_s$, junction capacitance of HV diodes $D_2$ and $D_b$, respectively.

The output capacitance of the primary MOSFET as a function of its drain-to-source voltage $V_{Mp}$ is given by

$$C_{ossp} (V_{Mp}) \approx C_{Mp0} \sqrt{\frac{V_{Mp0}}{V_{Mp}}}$$  \hspace{1cm} (24)

where $C_{Mp0}$ is the MOSFET output capacitance when $V_{Mp}=V_{Mp0}$. For 250 V MOSFET, $C_{Mp0}=101$ pF at $V_{Mp0}=100$ V.

Similarly, the output capacitance of the secondary HV MOSFET as a function of its drain-to-source voltage $V_{Ms}$ is given by

$$C_{osss} (V_{Ms}) \approx C_{Ms0} \sqrt{\frac{V_{Ms0}}{V_{Ms}}}$$  \hspace{1cm} (25)

where $C_{Ms0}$ is the MOSFET output capacitance for $V_{Ms}=V_{Ms0}$. For both 4 kV and 4.5 kV MOSFETs, $C_{Ms0}=19$ pF at $V_{Ms0}=25$ V.

If the controller employs valley switching in DCM, the switching-node voltage $V_{Mp}$ at $k$th valley point is given by

$$V_{Mp} \bigg|_k = V_{in} \left[ \frac{V_{onC} + V_{offD2}}{n} \right] e^{-\left( \frac{R_p}{2(L_{onC} + L_{lkp})} \right) \left( 2k - 1 \right) T_{osc1}}$$  \hspace{1cm} (26)

The maximum number of valley points in the drain-voltage, in terms of DCM period $t_{dcmC}$ is given by [18]

$$k_{max} = \text{round} \left( \frac{t_{dcmC}}{T_{osc1}} \right)$$  \hspace{1cm} (27)
The switching frequency at \( k^{th} \) valley point when the controller employs valley switching in DCM during charge process, is given by

\[
f_{swCk} = \frac{1}{t_{onC} + t_{offC} + (2k-1)\frac{T_{swCk}}{2}}
\]

\[
= \frac{T_{swCk} \left( \frac{F_{ppkC} \cdot n}{V_{in}} \right) + t_{onC} \left( \frac{F_{ppkC} \cdot n}{V_{outC}} \right) + (2k-1)\frac{T_{swCk}}{2}}{V_{in}}
\]  

(28)

At the end of each switching period, the energy stored in the non-linear lumped capacitance \( C_{lumpP} \) is dissipated when the MOSFET \( M_p \) is turned on [17], [22] [18], [19]. This paper considers achieving valley switching for \( M_p \) and \( M_s \) at first valley point. However, it is possible to optimize the switching loss in the converter by switching at other valley points. The switching loss \( P_{swC} \) due the lumped capacitance at the drain node, when the converter employs the valley switching at the first valley point \((k=1)\) is

\[
P_{swC}_{k=1} = \frac{1}{2} C_{lumpP} \left[ V_{outC} \left|_{k=1} \right. \right]^2 \left[ f_{swC} \left|_{k=1} \right. \right]
\]

(29)

Table III Table IV provides the comparison of different operating modes such as, continuous conduction mode (CCM), DCM without valley switching, and DCM with valley switching, during charge process, in terms of switching frequency and drain-to-source voltage. When \( V_{outC} > nV_{in} \) zero voltage switching (ZVS) of \( M_p \) occurs, and there is no energy loss due to the lumped capacitance, hence (27) (29) is equal to 0 W.

**TABLE III**

<table>
<thead>
<tr>
<th>Operating Mode</th>
<th>Switching frequency during charge process ( f_{swC} )</th>
<th>Drain-to-source voltage of ( M_p (V_{Mp}) ) at the beginning of next switching cycle during charge process</th>
</tr>
</thead>
<tbody>
<tr>
<td>CCM</td>
<td>[1 \left( 1 + \frac{t_{onC} + t_{offC}}{2} \right)]</td>
<td>[V_{in} + \frac{V_{TC}}{n} ] where ( V_{TC} = V_{outC} + V_{outD2} ]</td>
</tr>
<tr>
<td>DCM (without valley switching)</td>
<td>[1 \left( 1 + \frac{t_{onC} + t_{offC} + t_{dumC}}{2} \right)]</td>
<td>[V_{in} + \frac{V_{TC}}{n} \cdot e^{-\Delta_1 \cos \left( \omega \tau t_{dumC} \right)} ] where ( \Delta_1 = \left( \frac{R_p}{2L_p} \right) ) and ( L_{tp} = L_{np} + L_{dp} ]</td>
</tr>
<tr>
<td>DCM (with valley switching at ( k^{th} ) valley point)</td>
<td>[1 \left( 1 + \frac{t_{onC} + t_{offC} + (2k-1)\frac{T_{swCk}}{2}}{2} \right)]</td>
<td>[\begin{cases} \frac{V_{in} - V_{TC} e^{-\Delta_2}}{n}, &amp; \text{if } V_{outC} &lt; nV_{in} \ 0 \Rightarrow \text{ZVS}, &amp; \text{if } V_{outC} &gt; nV_{in} \end{cases}] where ( \Delta_2 = \left( \frac{R_p}{2L_p} \right) (2k-1)\frac{T_{swCk}}{2} ]</td>
</tr>
</tbody>
</table>
2) **An example to calculate the capacitive switching loss at a given charging voltage**

Table V provides the calculated switching losses in different operating modes. The following specifications are used to calculate the switching losses during the charge mode: $V_{in}=24\text{ V}$, $C_{Lump}=9\text{ nF}$, $V_{out2}=7\text{ V}$, $n=25$, $L_{np}=50\text{ µH}$, $I_{ppck}=4.28\text{ A}$, $R_p=60\text{ mΩ}$, $f_r=240\text{ kHz}$. In CCM operation, as the output voltage increases, the switching loss increases. Since the on-time is fixed, the switching frequency also increases (from 33 kHz to 90 kHz) with output voltage. When the converter operates in DCM without valley switching, the switching loss increases, as the converter charges the load to high-voltage. However, the loss magnitude in DCM is less compared to that during CCM operation. Two cases are shown for DCM, one with $t_{down}=10\text{ µs}$ and the other with $t_{down}=50\text{ µs}$. In the first case, the switching frequency increases from 24 kHz to 47 kHz, and in the second case, the switching frequency increases only from 12 kHz to 16 kHz. Therefore, the switching loss for the second case is less. Nevertheless, if the switching frequency is too low, the converter charging time increases, and the difference between the target and the actual charging time will be very high. When the converter operates in DCM with valley switching, the switching frequency increases, as the output voltage increases. The switching frequency decreases as the value of $k$ increases (from eq. (28)). However, if the converter switches at $k^{th}$ valley point, the charging time to charge the load to 2.5 kV increases. This will reduce the speed of the incremental motor. Hence, it is recommended to switch at first valley point for achieving maximum incremental motor speed. With valley switching control the switching loss $P_{swc}$ when $V_{outC} > nV_{in}$ is 0 W.

### TABLE V

**SWITCHING LOSS IN DIFFERENT OPERATING MODES DURING CHARGE PROCESS: AN EXAMPLE**

<table>
<thead>
<tr>
<th>Output voltage $V_{outC}$ (V)</th>
<th>In CCM</th>
<th>In DCM (without valley switching)</th>
<th>In DCM (with valley switching at $k^{th}$ valley point)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Switching loss (W)</td>
<td>Switching frequency (kHz) [When $V_{out}=V_{outC}$]</td>
<td>Switching loss (W)</td>
</tr>
<tr>
<td>$t_{down}=10\text{ µs}$</td>
<td>$tdcmC=10\text{ µs}$</td>
<td>$tdcmC=50\text{ µs}$</td>
<td>$k=1$</td>
</tr>
<tr>
<td>250</td>
<td>0.175</td>
<td>33.1</td>
<td>0.125</td>
</tr>
<tr>
<td>500</td>
<td>0.45</td>
<td>51</td>
<td>0.278</td>
</tr>
<tr>
<td>1000</td>
<td>1.3</td>
<td>70</td>
<td>0.69</td>
</tr>
<tr>
<td>1500</td>
<td>2.55</td>
<td>79.8</td>
<td>1.26</td>
</tr>
<tr>
<td>2000</td>
<td>4.2</td>
<td>85.84</td>
<td>2</td>
</tr>
<tr>
<td>2500</td>
<td>6.25</td>
<td>89.92</td>
<td>2.89</td>
</tr>
</tbody>
</table>

### B. Analysis

**Valley switching during discharge process**

1) **Analysis**

Figure 6 shows the voltage across HV diode $D_2$, drain-to-source voltages of the primary and HV MOSFETs during
discharge process, when the converter operates in DCM. All equations given below are derived with an assumption of $V_{outD} > nV_{in}$. The drain-to-source voltage across the primary MOSFET $M_p$ in DCM is given by

$$V_{Mp}(t) = V_{in} - V_{in} \cdot e^{-\frac{R_s}{2(L_{ms} + L_{lks})}} \cos(w_2 t)$$

(30)

where $R_s$ and $L_{lks}$ are the secondary DC resistance and leakage inductance referred to secondary, respectively.

The voltage across freewheeling HV diode $D_2$ in DCM is

$$V_{D2}(t) = (V_{outD} - V_{outDb}) + nV_{in} \cdot e^{-\frac{R_s}{2(L_{ms} + L_{lks})}} \cos(w_2 t)$$

(31)

where $V_{outD}$ is the output voltage during the discharge process at a given switching cycle.

The voltage across blocking HV diode $D_b$ in DCM is

$$V_{Db}(t) = \left[ \delta \cdot V_{leakD} + \delta \cdot nV_{in} \left( 1 - e^{-\frac{R_s}{2(L_{ms} + L_{lks})}} \right) \cos(w_2 t) \right]$$

(32)

$V_{leakD}$ is the voltage increment in drain-to-source voltage of $M_s$ due to leakage inductance referred to secondary $L_{lks}$ and is given by $V_{leakD} \approx I_{peak} \frac{L_{lks}}{C_{lumpS}}$ and $\delta = \frac{C_{max}}{C_{max} + C_{Db}}$.

In Fig. 10, $t_{onD}$, $t_{offD}$, $t_{dcms}$, $t_vD$, and $t_{tdD}$ are the on-time, off-time of $M_s$, total DCM time duration, time to reach the valley point in the drain voltage from the instant when $M_s$ is switched-off, and delay time needed to reach the valley point, from the instant when $V_{D2} = V_{outD} - V_{outDb}$, respectively.

The voltage across HV MOSFET $M_s$ in DCM is

$$V_{Ms}(t) = \left[ (V_{outD} - V_{outDb}) + \delta \cdot V_{leakD} + \delta \cdot nV_{in} + nV_{in} \left( 1 - \delta \right) \cdot e^{-\frac{R_s}{2(L_{ms} + L_{lks})}} \right] \cos(w_2 t)$$

(33)

where $V_{outDb}$ is the forward voltage drop of HV diode $D_b$.

The ringing frequency $f_{r2}$ (or the oscillation period $T_{osc2}$) in DCM is given by

$$f_{r2} = \frac{w_2}{2\pi} = \frac{1}{2\pi \sqrt{(L_{ms} + L_{lks})C_{lumpS}}} = \frac{1}{T_{osc2}}$$

(34)

The lumped capacitance $C_{lumpS}$ in terms of different capacitances in the converter is given by

$$C_{lumpS} = \left( C_s + C_{D2} + \frac{C_{Db} \cdot C_{max}}{C_{Db} + C_{max}} \right)$$

(35)
If the controller employs valley switching in DCM during discharge process, the switching-node voltage \( V_{Ms} \) at \( k^{th} \) valley point is given by

\[
V_{Ms}\Big|_k = \left(V_{outD} - V_{inDk}\right) + \delta \cdot V_{outD} + \delta \cdot n V_{in} + n V_{in} \left(1 - \delta\right) \cdot e^{\frac{R_s}{2(L_{out} + L_{in})} \left(\frac{(2k-1)T_{sw}e}{2}\right)}
\]  

(36)

The switching frequency at \( k^{th} \) valley point when the controller employs valley switching in DCM during discharge process, is given by

\[
f_{swD} = \frac{1}{t_{outD} + t_{offD} + \left(2k-1\right)T_{sw}} \frac{2}{2}
\]

\[
= \frac{L_{out} I_{outD} + L_{off} I_{offD}}{V_{outD} + \left(V_{in} + \Delta V_{in}\right) + \left(2k-1\right)T_{sw} \frac{2}{2}}
\]

(37)

**Table IV** Table VI provides the comparison of different operating modes during discharge process, in terms of switching frequency and drain-to-source voltage. At the end of each switching period, the stored energies in the non-linear output capacitance \( C_{out} \) of the MOSFET \( M_s \), the self-capacitance \( C_s \) of the transformer, and junction capacitance \( C_{D2} \) of the HV diode

![Diagram](image)

**Fig. 6.** Fig. 10. Voltages across \( D_2, M_s \), and \( M_p \) in DCM, during discharge process when \( V_{outD} = n V_{in} \).
$D_2$ are dissipated when the switch $M_s$ is turned-on. Valley switching at the first valley point is employed during the discharge process, to improve the efficiency and to increase the driving frequency of the incremental motor, by reducing the discharging time.

The switching loss at the drain node of HV MOSFET $M_s$, when the converter employs the valley switching at the first valley point ($k=1$) is given by

$$P_{swD} = \frac{1}{2} \left[ C_s + C_{D2} + C_{QSS} \right] \left[ V_{M_s} \right]_o^2 \left[ f_{swD} \right]_o $$  \hspace{1cm} (38)

2) An example to calculate the capacitive switching loss at a given discharging voltage

Table VII provides the calculated switching losses in different operating modes. The following values are used to calculate the switching losses in different modes: $V_{in}=24$ V, $\Delta V_{inD}=2$ V, $C_{lamp}=14$ pF, $V_{outD}=7$ V, $n=25$, $L_{ms}=31$ mH, $I_{ppkD}=170$ mA, $R_s=14$ $\Omega$, $L_{RS}=620$ $\mu$H, $f_s=240$ kHz, $C_i=6$ pF, $C_D2=0.7$ pF. In CCM operation, as the output voltage decreases, the switching loss decreases. The switching frequency also decreases (from 97 kHz to 34 kHz) as the converter discharges. When the converter operates in DCM without valley switching, the switching loss decreases, as the converter discharges the load. However, the loss magnitude in DCM is less compared to that during CCM operation. Two cases are shown for DCM, one with $t_{dcmC}=10$ $\mu$s and the other with $t_{dcmC}=50$ $\mu$s. In the first case, the switching frequency decreases from 49 kHz to 25 kHz, and in the second case, the switching frequency decreases only from 16 kHz to 12 kHz. Therefore, the switching loss for the second case is less. Nevertheless, if the switching frequency is too low, the converter discharging time increases. When the

<table>
<thead>
<tr>
<th>Operating Mode</th>
<th>Switching frequency during charge process $f_{swD}$</th>
<th>Drain-to-source voltage of $M_s (V_{inD})$ at the beginning of the next switching cycle during the discharge process</th>
</tr>
</thead>
<tbody>
<tr>
<td>CCM</td>
<td>$\frac{1}{L_{outD} + L_{offD}}$</td>
<td>$V_{TD} + \delta \cdot V_{leakD} + \delta \cdot nV_{in}$ where $V_{TD} = V_{outD} - V_{outDb}$</td>
</tr>
<tr>
<td>DCM (without valley switching)</td>
<td>$\frac{1}{L_{outD} + L_{offD} + L_{dcmD}}$</td>
<td>$\left[ V_{TD} + \delta \cdot V_{leakD} + \delta \cdot nV_{in} + nV_{in} (1 - \delta) e^{-A_3} \right]$</td>
</tr>
<tr>
<td>DCM (with valley switching at $k^{th}$ valley point)</td>
<td>$1$</td>
<td>$\left[ V_{TD} + \delta \cdot V_{leakD} + \delta \cdot nV_{in} - nV_{in} (1 - \delta) e^{-A_3} \right]$, if $V_{outD} &gt; nV_{in}$</td>
</tr>
<tr>
<td>DCM (with valley switching at $k^{th}$ valley point, when blocking diode $D_b$ is not used on HV side)</td>
<td>$1$</td>
<td>$\left[ V_{TD} - nV_{in} e^{-A_3} \right]$, if $V_{outD} &gt; nV_{in}$</td>
</tr>
</tbody>
</table>

$\Rightarrow ZVS$, if $V_{outD} < nV_{in}$
converter operates in DCM with valley switching, the switching frequency decreases, as the output voltage decreases. The switching loss in DCM (without valley switching) is slightly less compared to that in DCM valley switching. However, the total discharging time will be lower in the later case than the former one.

The switching frequency decreases as the value of \(k\) increases (from eq. (37)). However, if the converter switches at \(k^{th}\) valley point, the discharging time to discharge the load from 2.5 kV to 0 V increases, as the value of \(k\) increases. This will reduce the speed of the incremental motor. With valley switching control, the switching loss \(P_{swD}\) during discharge process when \(V_{outD} < nV_{in}\) should be 0 W (see last row in Table VI). This happens only when there is no blocking diode \(D_b\) on HV side.

The presence of a HV blocking diode \(D_b\) in series with HV MOSFET \(M_s\) on the secondary HV side, increases the capacitive switching loss. This is one of the reasons for lower discharge energy efficiency during the discharge operation, which will be explained in Section V.

### Table VII

<table>
<thead>
<tr>
<th>Output voltage (V_{out}) (V)</th>
<th>In CCM</th>
<th>In DCM (without valley switching)</th>
<th>In DCM (with valley switching)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Switching loss (W)</td>
<td>Switching frequency (kHz) [When (V_{out} = V_{outD})]</td>
<td>Switching loss (W)</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>--------</td>
<td>-------------------------------</td>
<td>---------------------------</td>
</tr>
<tr>
<td>2500</td>
<td>5.6</td>
<td>97.1</td>
<td>3.09</td>
</tr>
<tr>
<td>2000</td>
<td>4.14</td>
<td>92.34</td>
<td>2.36</td>
</tr>
<tr>
<td>1500</td>
<td>2.87</td>
<td>85.36</td>
<td>1.71</td>
</tr>
<tr>
<td>1000</td>
<td>1.8</td>
<td>74.15</td>
<td>1.15</td>
</tr>
<tr>
<td>500</td>
<td>0.88</td>
<td>53.19</td>
<td>0.65</td>
</tr>
<tr>
<td>250</td>
<td>0.46</td>
<td>33.98</td>
<td>0.38</td>
</tr>
</tbody>
</table>

IV. Proposed Valley Switching Control

A. Charge process

The bidirectional flyback converter with the control circuit to achieve the valley switching during charge and discharge processes is shown in Fig. 7 Fig. 11. The input voltage and the drain voltage of primary MOSFET \(M_p\), each scaled by a resistor divider network \((R_1=90 \, k\Omega \, \text{and} \, R_2=3 \, k\Omega)\), are compared using a high speed comparator TLV3501A. The comparator output becomes low \((V_{comp}=0)\), when the drain voltage of \(M_p\) is lower than the input voltage \(V_{in}\). The output signal of the comparator \(V_{comp}\) is sent to the 16-bit microcontroller (PIC18F45K22) which detects the comparator output change, and produces a fixed on-time pulse to enable the gate driver 1 which drives the MOSFET \(M_p\).
To introduce the control approach, Figs. 8-10 provide experimental results in the flyback converter during charge process, in the case when the converter is driven at a fixed frequency without valley switching. From Fig. 8, it can be observed that there is a delay time $t_d (~1.04 \, \mu s)$ between the time when the comparator output goes low and the first valley point (at which the next switching cycle should start to achieve valley switching), in the drain voltage $V_{M_p}$ of $M_p$. The

![Schematic of the bidirectional flyback converter with the control circuit to achieve valley switching.](image)

**Fig. 11.** Schematic of the bidirectional flyback converter with the control circuit to achieve valley switching.

**Fig. 12.** Experimental results when $M_p$ is driven with fixed frequency ($V_{out}<600 \, \text{V}$) during charge process;

CH2: $V_{in}$; CH3: $V_{comp}$; CH4: $V_{M_p}$

**Fig. 13.** A zoomed view of Fig. 12 immediately after $M_p$ is turned-off.
microcontroller provides the delay time $t_{dc}$ such that the next turn-on cycle of $M_p$ starts at the first valley point. The delay time $t_{dc}$ can be calculated from the ringing frequency of $V_{mp}$ in DCM. The delay time $t_{dc}$ is half of the time to reach first valley point $t_v (k=1)$ when $V_{out}<n V_{in}$ (see Fig. 4 Fig. 8). The expression for $t_{dc}$ in terms of DCM ringing frequency $f_{r1}$ is given by

$$t_{dc} = \frac{t_v}{2} = \frac{1}{4 f_{r1}} = \frac{\pi}{2} \sqrt{\left( L_{mp} + L_{dmp} \right) C_{lamp}^p}$$

(39)

As mentioned before, $M_p$ is turned-on whenever the comparator output becomes low ($V_{comp}=0$), but the operation can be corrupted by the high frequency ringing due to the leakage inductance $L_{lkp}$, which can also make the comparator output low (see Fig. 9 Fig. 13). So, another delay time $t_{deak} (~1.5-2 \mu s)$ is provided by the microcontroller to disable the switching of $M_p$ during this interval. When the output voltage $V_{out}>n V_{in}$, the drain voltage $V_{mp}$ reaches 0 V (within 500 ns) before the delay time $t_{dc}$, which ensures zero voltage turn-on, as shown in Fig. 10 Fig. 14. Hence, there is no capacitive switching loss during charge process when the output voltage $V_{out}>n V_{in}$ (see Table III Table IV).

### B. Discharge process

To achieve valley switching of HV MOSFET $M_s$ during discharge process, only the information of the comparator output $V_{comp}$ is used, without sensing any HV signal. The comparator output becomes high ($V_{comp}=5$ V), when the drain voltage of $M_s$ is higher than the input voltage $V_{in}$. Similar to the charge process, the output signal of the comparator is sent to the microcontroller which produces fixed on-time pulses in steps, to enable the gate driver 2, which drives the MOSFET $M_c$. To discharge the capacitor load with constant secondary discharge peak current $I_{spkD}$, the on-time $t_{onD}$ of $M_s$ should be increased, as the output voltage decreases. **Figures 11-14** Figures 15-18 provide experimental results in the flyback converter during discharge process, in the case when the converter is driven at a fixed frequency without valley switching. From **Fig. 11** Fig. 15, it can be observed that there is a delay time $t_{do} (~1.04 \mu s)$ between the time when the comparator output goes high and the first
valley point (at which the next switching cycle should start to achieve valley switching), in the drain voltage $V_{M}$ of $M$. The microcontroller provides the delay time $t_{dD}$ such that the next turn-on cycle of $M$ starts at the first valley point, and it can be calculated from the ringing frequency of $V_{M}$ in DCM. The delay time $t_{dD}$ is half of the time to reach first valley point $t_{vD}$ ($k=1$) when $V_{out}>nV_{in}$ (see Fig. 6 Fig. 10). The expression for $t_{dD}$ in terms of DCM ringing frequency $f_{2}$ is given by

![Diagram](image1)

**Fig. 15.** Experimental results when $M$ is driven with fixed frequency ($V_{out}>600$ V) during discharge process; CH1: $V_{M}$; CH2: $V_{in}$; CH3: $V_{comp}$; CH4: $V_{dr}$

![Diagram](image2)

**Fig. 16.** Experimental results when $M$ is driven with fixed frequency ($V_{out}>600$ V) during discharge process;

CH1: $V_{M}$; CH2: $V_{in}$; CH3: $V_{comp}$; CH4: $V_{dr}$

![Diagram](image3)

**Fig. 17.** Experimental results when $M$ is driven with fixed frequency ($V_{out}<600$ V) during discharge process;

CH1: $V_{M}$; CH2: $V_{in}$; CH3: $V_{comp}$; CH4: $V_{dr}$
When the HV probe is placed across HV diode \( D_2 \), the equivalent lumped capacitance \( C_{\text{lumpS}} \) is increased by \(-9\text{-}10 \text{ pF} \) due to the capacitance \( C_{\text{HV probe}} \) of the HV probe (Lecroy PPE 4 kV). Due to this, ringing frequency \( f_{r2} \) shown in Figs. 11 and 12 Figs. 15 and 16 are different. When the HV probe is placed across \( M_s \), the capacitance \( C_{\text{lumpS}} \) remains unchanged, due to the series combination of \( D_b \) and \( M_s \). When \( V_{\text{outD}}<nV_{\text{in}} \) the drain voltage \( V_{M_s} \) reaches a voltage of \( \delta \cdot V_{T0} + \delta \cdot V_{\text{outD}} + \delta \cdot nV_{\text{in}} \) (see Table VI), whereas the voltage across \( D_2 \) becomes 0 V before the delay time \( t_{dd} \), as shown Figs. 13 and 14 Figs. 17 and 18, respectively.

![Diagram](image_url)

Fig. 14 Fig. 18. Experimental results when \( M_s \) is driven with fixed frequency \((V_{\text{out}}<600 \text{ V})\) during discharge process; CH1: \( V_{D2} \); CH2: \( V_{\text{in}} \); CH3: \( V_{\text{comp}} \); CH4: \( V_{M_p} \).

### C. Sensitivity

1) **In calculation of \( t_{dc} \)**

For \( L_{\text{mp}}=47.5 \text{ \mu H}, L_{\text{lkp}}=920 \text{ nH}, \) and \( C_{\text{lumpP}}=9 \text{ nF} \), the calculated time \( t_{dc} \) using (39) is 1.04 \( \mu \)s. For a 5% variation in each parameter \( L_{\text{mp}}, L_{\text{lkp}} \) and \( C_{\text{lumpP}} \), then \( t_{dc} \) becomes 1.09 \( \mu \)s. For 10%, 20%, 30%, 40% and 50%, variations all parameters, \( t_{dc} \) turn out to be 1.14 \( \mu \)s, 1.24 \( \mu \)s, 1.35 \( \mu \)s, 1.45 \( \mu \)s and 1.55 \( \mu \)s, respectively. From Fig. 12, it is clear that the duration for which the first valley voltage of \( M_p \) is almost constant is approximately 400 ns. Hence, the maximum allowable tolerance for all parameters \( L_{\text{mp}}, L_{\text{lkp}} \) and \( C_{\text{lumpP}} \) could be 30%.

2) **In calculation of \( t_{dd} \)**

For \( L_{\text{mp}}=30 \text{ mH}, L_{\text{lks}}=620 \text{ \mu H}, \) and \( C_{\text{lumpS}}=14 \text{ pF} \), the calculated time \( t_{dd} \) using (40) is 1.03 \( \mu \)s. For 5%, 10%, 20%, 30%, 40% and 50%, variations in each parameter, \( t_{dd} \) become 1.08 \( \mu \)s, 1.13 \( \mu \)s, 1.23 \( \mu \)s, 1.34 \( \mu \)s, 1.44 \( \mu \)s and 1.54 \( \mu \)s, respectively. From Fig. 15, it is clear that the duration for which the first valley voltage of \( M_s \) is almost constant is approximately 450 ns. Therefore, the maximum allowable tolerance for all parameters \( L_{\text{mp}}, L_{\text{lks}} \) and \( C_{\text{lumpS}} \) is 30%.
A. Experimental results

The experimental prototype of the HV bidirectional flyback converter is shown in Figs. 15 and 19. Tables VIII and IX provide the converter and controller specifications, components used in the converter, and flyback transformer parameters, respectively. The experimental results in the converter, tested with a film capacitive load of 400 nF, to validate the proposed valley switching technique are shown in Figs. 16-19 and Figs. 20-24. In Figs. 16 and 17 and Figs. 20 and 21, successful valley-switching operation at different output voltages during the charge process is shown. From Fig. 17 and Fig. 21, it is clear that the converter operates with zero voltage switching (ZVS) turn-on, and the primary current is negative before the switch is turned-on. In Fig. 18 and Fig. 22, successful valley-switching operation during discharge process is shown. As explained in Section III, the first valley voltage in the drain to-source voltage of $M_s$ is not very low, compared to the first valley voltage in HV diode voltage $V_{D2}$ (due to the series combination of $D_b$ and $M_s$). The capacitive switching loss is directly proportional to the voltage across the HV MOSFET when it is turned-on. This could lead to the low energy efficiency during the discharge process.

**TABLE VIII**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>On time of low voltage MOSFET $M_p$ during charge process $t_{onC}$</td>
<td>$9 \mu s$</td>
</tr>
<tr>
<td>On times of HV MOSFET $M_s$ during discharge process $t_{onD}$</td>
<td>[2 $\mu$s, 3 $\mu$s, 5 $\mu$s, 10 $\mu$s, 20 $\mu$s, 150 $\mu$s, 200 $\mu$s]</td>
</tr>
</tbody>
</table>

**TABLE IX**

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate driver</td>
<td>EL7104</td>
</tr>
<tr>
<td>Comparator</td>
<td>4.5 ns Rail-to-Rail, TLV3501A</td>
</tr>
<tr>
<td>Film capacitive load</td>
<td>400 nF, 3 kV Polypropelene [WIMA]</td>
</tr>
</tbody>
</table>
The bidirectional operation of the HV converter at 2.5 kV output voltage is shown in the Fig. 19 Fig. 23. As shown in Table V Table VIII, due to constant turn on-time $t_{onC}$ for $M_p$ during charge process, the primary current $I_{ppkC}$ is constant. The secondary current (load current) when the converter is driven at 2.42 kV is shown in Fig. 24. During the discharge process, employing variable turn on-time $t_{onD}$ for $M_s$ makes the secondary current (hence the primary current) $I_{spkC}$ almost constant. This can be observed from Figs. 23 and 24. The set of on-times of $M_s$ used in the digital controller when the converter was driven at 2.42 kV, as shown in Fig. 24, are slightly different than the corresponding specifications provided in Table VIII.
B. Loss modelling of HV bidirectional flyback converter

In order to investigate the bidirectional flyback converter efficiency, it is necessary to calculate the losses associated with each circuit component in the converter. The loss model is a function of transformer parasitics. Different losses in the bidirectional flyback converter are calculated in MATLAB software. The charge and discharge energy loss distributions when 4 kV MOSFET [38] and 4.5 kV MOSFET [39] are used in HV side are provided in Figs. 25 and 26, respectively. The energy loss at an output voltage of 2.5 kV is the loss occurred in a given component of the converter, for charging the capacitive load from 0 V to 2.5 kV. Similarly, the energy loss at an output voltage of 2.5 kV is the loss occurred in a given component of the converter, for discharging the capacitive load from 2.5 kV to 0 V. From Figs. 25(a) and 26(a), the major loss contributors during charge operation are the switching loss of the primary low-voltage MOSFET and the switching loss (snubber loss) due to the leakage inductance. As explained in the previous sections, the switching loss due to the self-capacitance during charge process is very low, due to the valley switching control. From Figs. 25(b) and 26(b), the major losses during discharge operation with 4 kV and 4.5 kV MOSFETs on HV side, occurs due to the conduction and switching loss of HV MOSFET, switching loss due to the leakage inductance, switching loss due to the self-capacitance, and the conduction loss of the body
diode of the primary MOSFET. By comparing the discharge loss distributions of 4 kV and 4.5 kV MOSFETs, the 4.5 kV MOSFET has higher conduction and switching losses. This significantly reduced the discharge energy efficiency.

Fig. 25. Energy loss distribution during a) charge process, b) discharge process for a single charge and discharge switching cycle when 4 kV MOSFET is used on HV side.

Fig. 26. Energy loss distribution during a) charge process, b) discharge process for a single charge and discharge switching cycle when 4.5 kV MOSFET is used on HV side.

The junction capacitance of HV diode $D_{b}$ [40] is 0.7 pF, the measured output capacitance of the HV MOSFET from the measured from ringing frequencies $f_{r1}$ and $f_{r2}$ is 10-12 pF. The lumped capacitances from the measurements are $C_{\text{lumpP}}=9$ nF and $C_{\text{lumpS}}=14$ pF, respectively. The calculated and measured energy efficiencies during charge and discharge processes [2] [14] with 4 kV and 4.5 kV MOSFETs on the HV side are compared in Fig. 20 Figs. 27 and 28, respectively. The measured charge energy efficiency for both 4 kV and 4.5 kV MOSFETs is above 90%, for the output voltage range $750 \text{ V} < V_{\text{out}} < 2.2 \text{ kV}$, with a maximum efficiency of 92%. The charge energy efficiency for the output voltage range $2.2 \text{ kV} < V_{\text{out}} < 2.5 \text{ kV}$ is between 88-90%. As explained earlier, the discharge energy efficiency for 4 kV MOSFET is lower than the charge energy efficiency due to the fact that valley voltage in drain-to-source voltage $V_{\text{VMs}}$ of MOSFET $M_{s}$ is not equal to valley voltage in $V_{\text{DC}}$ during DCM.
C. Discussion

The charge energy efficiency $\eta_C$ at a given output voltage was calculated using the following expression

$$\eta_C (V_{outC}) = \frac{0.5C_{load}V_{outC}^2}{0.5C_{load}V_{outC}^2 + \sum_{i=1}^{N_C} E_{TotaloutC} (i)} \tag{41}$$

where $E_{TotaloutC} (i)$ and $N_C$ are the total energy loss during the charge process in $i^{th}$ switching cycle and the number of switching cycles required to charge the capacitor load from 0 V to a voltage $V_{outC}$.

The discharge energy efficiency $\eta_D$ at a given output voltage was calculated using the following expression

$$\eta_D (V_{outD}) = \frac{0.5C_{load}V_{outD}^2 - \sum_{j=1}^{N_D} E_{TotaloutD} (j)}{0.5C_{load}V_{outD}^2} \tag{42}$$
where $E_{\text{TotallossD}}(j)$ and $N_D$ are the total energy loss during the discharge operation in $j$th switching cycle and the number of switching cycles required to discharge the capacitor load from a voltage $V_{\text{outD}}$ to 0 V.

With the valley switching control during both charge and discharge operations, the bidirectional flyback converter should achieve very high energy efficiency. Nevertheless, the practical efficiency measurements and the loss modelling results confirmed that the charge efficiency at 2.5 kV output voltage was high (89%), but the discharge efficiency was low, mainly due to the capacitive switching losses. The capacitive switching loss (see Table VI and Eq. (38)) during discharge operation is directly proportional to the equivalent capacitance, leakage inductance and switching frequency. The equivalent capacitance is the sum of drain-to-source capacitance of HV MOSFET and the self-capacitance of the transformer. Since, the MOSFET capacitance cannot be eliminated, the only way to reduce the capacitive switching loss is by reducing both the leakage inductance and self-capacitance of the transformer. In [16], several transformer winding architectures (TWAs) are proposed especially for HV capacitor charge and discharge application. The TWA can be selected depending on the application where the actuator is used. With valley switching control, the switching frequency will have some variation, however, this is not the major reason for the energy loss in the converter. The proposed valley control with variable switching frequency control during both charge and discharge modes, reduces the charge and discharge times of the capacitive actuator, which improves the speed of the incremental actuator. It has been identified that the HV blocking diode in series with HV MOSFET prevents the efficient valley switching operation. The capacitive switching loss has been increased due to an increase in the drain-to-source voltage of the HV MOSFET, which is a function of the leakage inductance of the transformer. The 4.5 kV MOSFET has very low (75%) discharge efficiency at 2.5 kV output voltage due to its very high conduction loss, which has an on-resistance of 750 Ω.

A setup to demonstrate the incremental motion using the DEAP based incremental actuator is shown in Fig. 29. Three DEAP actuators are connected through mechanical connections. Each actuator needs to be driven by a HV bidirectional dc-dc converter to achieve the incremental motion.

![Fig. 29. Setup of the DEAP incremental actuator.](image)
VI. CONCLUSIONS

A digital control technique to achieve the valley switching operation in a bidirectional flyback converter used to drive a dielectric electro-active polymer (DEAP) based capacitive actuator is presented. The power stage design of a high voltage bidirectional flyback converter for driving a capacitive actuator is described. The design of high-voltage transformer is provided. Detailed mathematical analysis when both the primary low-voltage and secondary high-voltage MOSFETs switch at the valley of drain voltage ringing are provided. The capacitive switching loss of the converter in different modes (CCM, DCM, BCM/valley mode) are discussed, for both charge and discharge operations, and an example is provided to compare all three modes.

The proposed valley switching technique has been implemented on a high-voltage bidirectional flyback converter, using a 16-bit microcontroller. The experiments are conducted on a 3 kV film capacitor load instead of a capacitive actuator. Experimental results demonstrating the valley switching operation during both the charge and discharge operations are provided. Using the proposed simple valley switching technique, the flyback converter was able to charge and discharge the capacitor load in minimum time. Hence, using the proposed control scheme incremental actuator could be driven with the maximum speed, for a given converter design. The energy loss distribution of the converter is provided during both charge and discharge modes. To charge the capacitive load to 2.5 kV and discharge it from 2.5 kV output voltage, using a 4 kV MOSFET, the flyback converter has achieved a charge and discharge energy efficiencies of 89% and 84%, respectively. Similarly, energy efficiencies to charge the capacitive load to 2.5 kV and discharge it from 2.5 kV output voltage, using a 4.5 kV MOSFET are 89% and 75%, respectively.

REFERENCES


