Integrated Very High Frequency Switch Mode Power Supplies: Design Considerations

Hertel, Jens Christian; Nour, Yasser; Knott, Arnold

Published in:
IEEE Journal of Emerging and Selected Topics in Power Electronics

Link to article, DOI:
10.1109/JESTPE.2017.2777884

Publication date:
2017

Document Version
Peer reviewed version

Citation (APA):
Integrated Very High Frequency Switch Mode Power Supplies: Design Considerations

Jens Christian Hertel, Student Member, IEEE, Yasser Nour, Member, IEEE, and Arnold Knott

Abstract—This paper presents a power supply using an increased switching frequency to minimize the size of energy storing components, thereby addressing the demands for increased power densities in power supplies. 100 MHz and higher switching frequencies have been used in resonant power converters, which along with the possible integration of passive components on silicon wafer, present a beneficial solution in applications such as mobile phones. This paper presents a design for a 9 W class E resonant power converter in an 0.18 µm CMOS process. The converter is driven by a self oscillating gate drive, which is presented in an in-depth mathematical analysis. The gate resistance of the designed transistors is of critical importance in order to achieve the correct phase shift required for zero-voltage-switching. The Z-parameter method is used to characterize the transistors which is verified through simulations. The required spiral inductors was modeled, and simulations show Q values of as high as 14 at a switching frequency of 250 MHz. Simulations of the converter show an efficiency of 55 % with a self oscillating gate drive. However the modeled inductor was not adequate for operating with the self oscillating gate drive, presenting a future challenge for power supplies on chip.

Index Terms—DC-DC power converters, Radiofrequency integrated circuits, VHF circuits, Integrated circuit modeling, Zero voltage switching

I. INTRODUCTION

Consumer, industrial and automotive electronics are ever decreasing in size and consequently, the demand for smaller power supplies is increasing. The size of power supplies can be reduced through increasing the switching frequency, minimizing the energy storing components. In the classic hard-switched DC/DC Switch Mode Power Supply (SMPS) energy is lost every time the power transistor is turned on and off. The switching loss thus increases with switching frequency. This problem has led to the combination of power electronics and radio frequency technology, known as resonant power converters. The advantages are the elimination of switching losses, using Zero Voltage Switching (ZVS) and in some cases also Zero Current Switching (ZCS). The technology has proved itself, with switching frequencies in the Very High Frequency (VHF) band [1]–[4]. So far this has mainly been applied to LED drivers [5]–[7], but has far more possible applications. The energy storing components are small enough that integration onto a silicon wafer is possible. Achieving a fully integrated SMPS would be useful in e.g. cellphone applications, where size and high production volume are important parameters.

In [8] two types of integrated power supplies are defined, Power Supply in Package (PwrSiP) and Power Supply on Chip (PwrSoC). PwrSiP integrates the power transistors and control circuitry monolithically, with the energy storage integrated into the package, e.g. [9]. There are various products available on the market, from several companies, [10]–[14] that implement power supplies in complete packaging. PwrSoC has all the components integrated into the same die. The advantage of the fully monolithic converter is reduced parasitic capacitance and inductance generated from connections needed in the PwrSiP solution. This is important when increasing the switching frequency above 100 MHz [1]. On the other hand the quality of most inductors on chips today are very low. A possible solution would be excluding the inductors using a switched capacitor network [15], [16], however these are often not efficient outside their optimum voltage conversion ratio [17]. Achieving an efficient PwrSoC solution would require an inductor having a high quality factor [8], [18]. The PwrSiP products available have power densities of 0.2-0.5 W/mm², and efficiencies around 90-95 % [8]. PwrSoC is still a very new concept, and research have achieved power densities comparable to the PwrSiP products with efficiencies ranging from 30-80 % [8]. Dibene et.al. [19] presents a 400 A PwrSoC with a power density of 8 W/mm², and an efficiency just below 80 %, using multiple phases, and advanced control mechanisms.

A possible application within the field of cellphones is a power supply for an audio amplifier. There are many ways to amplify audio from an inherently inefficient class AB amplifier to the ideally lossless class D amplifier [20]. The quiescent current in the class AB topology generates constant losses, making it undesirable for a cellphone application. The more commonly used class D amplifier is, due to the Pulsed-Width Modulation (PWM) technique, ideally lossless. However a side effect of the PWM is increased EMI [21]. If a power supply is designed to only deliver the required power of a class AB amplifier, eliminating the quiescent current, then efficiencies can be increased from the maximum of 78.5 % to ideally 100 %. This is effectively known as a class H amplifier.

This paper presents an integrated class E resonant power converter supplying a class AB audio amplifier. It is supplying a maximum output voltage of 6 V from a Li-Ion battery, assumed to have constant 3.7 V input. The output power is
The design procedure is presented in fig. 1. All the relevant theories will be presented in-depth in the following. This procedure was developed for designing a Class E resonant converter. Similar theories apply to other resonant power converters, and the procedure can be modified to fit the relevant equations. The main design variable in this procedure is the frequency. When a switching frequency has been selected the component values are calculated and tuned in ideal simulations. The higher the frequency, the smaller the converter. However in most resonant power converters the output capacitance of a transistor is used as a design parameter [1], [5]. This capacitance is proportional to the size of the transistor, which again is inversely proportional to the drain source resistance of the transistor. At higher frequencies the requirements for smaller capacitances results in higher conduction losses. This will set the first limitation. Following this, the losses in the inverter are calculated, and the transistor in the inverter is designed accordingly. Some tuning of the resonant components might be necessary after introducing the models of the power transistors. When this has been done, the self-oscillating gate drive can be designed. If the gate drive can not achieve a desired phase shift and gain, the designer must redesign the transistors. Final simulations must be carried out, to confirm a working and acceptable power converter. If one is unable to obtain ZVS or an acceptable efficiency and power density, the designer must either redesign the transistors, or ultimately limit the switching frequency of the converter.

A. Converter Topology

The topology selection is limited to the resonant power converters. Among these, three topologies are often used in the VHF range; the class DE [22]–[24], SEPIC [25]–[27], and class E converter [28], [29], shown in fig. 2. They all work in a similar way with an inverter and a rectifier part. For the class DE and class E the inverter and rectifier can be interchanged. While the class DE converter (fig. 2a) only contains one resonant inductor, preferable in an integrated circuit, it also has three high side semiconductors. High side semiconductors, on a silicon wafer, requires their own wells, which is difficult to implement, and involves more advanced
processes, such as triple well or Silicon on Insulator (SOI). Furthermore, it adds parasitic capacitances through body and substrate, which will complicate higher frequency design.

The SEPIC converter (fig. 2c) also has a high side diode. It does have one less inductor compared to the class E, and the trade off between one less inductor and a high side diode could be investigated further. However, diodes capable of working in frequencies above 100 MHz are not commonly available in CMOS design kits. At very high frequencies, the conductivity modulation of power diodes has a tremendous contribution in the total loss. This effect was described in [30], [31]. Schottky diodes are the most suitable devices for very high frequency converters due to their low forward voltage drop and high switching speeds. Even with discrete schottky diodes, which outperform the integrated devices, forward recovery voltage is very severe. For a few nanoseconds the forward voltage increases by 50 %, generating unacceptable losses [32]. In high output voltage, low output current applications, diodes might be favorable.

Consequently the class E converter (fig. 2b) is deemed the most feasible to investigate for an integrating purpose, even though it has three inductors in total. The rectifier is usually implemented with a diode, but it can be exchanged for a synchronous transistor, avoiding the requirements of a diode capable of handling the high frequency. The shunt capacitances \( C_{s,i} \) and \( C_{s,r} \) of the inverter and the rectifier respectively at higher frequencies are so small that they are realized using the parasitic capacitances of the MOSFETs. In the inverter the input inductor is designed to match the shunt capacitance of the transistor. In the rectifier the transistor is designed such that the output capacitance matches the selected switching frequency.

1) Class E Inverter: The class E inverter has two conditions in relation to the load, \( R_t \), and the shunt capacitance, \( C_{s,i} \), that must be met, to achieve both ZVS and ZCS. From [33] they are given in (1) and (2) at the bottom of this page. \( D_{inv} \) is the duty cycle of the inverter, \( f_s \) is the switching frequency and \( \phi_i \), the phase of the current, is given by:

\[
\phi_i = \pi + \arctan \left( \frac{\cos (2 \pi D_{inv}) - 1}{2 \pi (1 - D_{inv}) + \sin (2 \pi D_{inv})} \right)
\]

In the VHF inverter the shunt capacitance needed to achieve both ZVS and ZCS often is much lower than any achievable output capacitance of the MOSFET. The size of the transistor determines the output capacitance, and the drain-to-source resistance \( R_{ds,on} \). Designing for a very low output capacitance requires a small transistor resulting in a higher \( R_{ds,on} \). As a result, the requirements for the frequency are hard to meet. Adjusting the input inductance can however compensate for this requirement, to ensure that ZVS is still achieved. This is well described in [34]. The load, \( R_t \), on the inverter is simpler to achieve, either by designing the rectifier accordingly, or adding a matching circuit [35]. The latter is not explored in this paper.

The components are calculated from [36]. Assuming that the voltage across the drain-source of the transistor is half a sine wave when it is on, and zero otherwise, the RMS voltage of transistor drain-to-source can be calculated from (4). The output RMS voltage is calculated from the required load and output power (5). The required reactance of the reactance circuit can then be calculated from (6).

\[
V_{DS,i,rms} = \frac{V_{IN}}{2} \sqrt{\frac{1 - D_{inv}}{2}} \quad (4)
\]

\[
V_{DS,r,rms} = \sqrt{P_{OUT} R_t} \quad (5)
\]

\[
X_{RC} = R_t \sqrt{\frac{V_{DS,i,rms}^2}{V_{DS,r,rms}^2} - 1} = \frac{1}{\omega r L_{r,i}} \quad (6)
\]

The RMS voltage of the output cannot exceed the RMS voltage of the drain-source voltage of the transistor. This gives rise to some limits on the duty cycle when the class E inverter is working in a step-up configuration. The needed inductance

\[
R_t = \frac{2 \sin^2(\pi D_{inv}) \left(\frac{V_{IN}^2}{P_{out}}\right)}{\left\{\frac{1 - D_{inv}}{\left(1 - D_{inv}\right)^2 \pi}\left(1 - \frac{1}{\tan(\pi D_{inv}) \tan(\pi D_{inv} + \phi_i)} \tan(\pi D_{inv} + \phi_i)\right)\right\}} \quad (1)
\]

\[
f_{s,max} = \left\{\frac{\tan(\pi D_{inv}) \tan(\pi D_{inv} + \phi_i)}{2 \pi C_{s,i} V_{IN}^2} \right\} \cdot \frac{P_{out}}{1 - D_{inv}} \quad (2)
\]
The resonant power conversion eliminates the switching losses known from hard switching applications. From [37] the output capacitance is scaled to its effective capacitance, \( C_{s,\text{eff}} = C_{s,i}/(1-D_{\text{inv}}). \) [5],

\[
\frac{1}{\omega_r C_{s,\text{eff}}} = \frac{1}{\omega_r L_{\text{inv}} + \frac{1}{X_{\text{RC}}}} \Leftrightarrow L_{\text{inv}} = \frac{1}{\omega_r \left( \omega_r C_{s,\text{eff}} - \frac{1}{X_{\text{RC}}} \right)}
\]  

(8)

The output capacitance is assumed linear, ignoring its voltage dependencies.

2) Class E Rectifier: In the class E rectifier the passive components are designed in such a way that the rectifier is seen as a resistive load at the switching frequency [35]. The current into the rectifier is assumed to be sinusoidal. From [33] the shunt capacitance and resonance inductance, is given in (9) at the bottom of this page. The loading of the inverter is adjusted, to ensure ZVS. From (1) and (10) the two duty cycles are connected, to achieve optimum performance. If a duty cycle in the inverter of 60 % is chosen, then the calculated duty cycle in the rectifier is 43 %. The calculated and simulated components is listed in table II. The input choke was increased. To match the input resistance to the rectifier, \( R_{i,r}, \) is resistive at the desired switching frequency. The required input impedance of the rectifier is achieved by adjusting the duty cycle [2]. See (10) at the bottom of the current page.

3) Components: With the above described equations a set of components can be calculated, and through simulation tune them, to achieve ZVS. To achieve the correct loading the duty cycles of the inverter and rectifier is selected as close to 50 %, which is a requirement for the used gate drive. From (1) and (10) the two duty cycles are connected, to achieve optimum performance. If a duty cycle in the inverter is 60 % is chosen, then the calculated duty cycle in the rectifier is 43 %. The calculated and simulated components is listed in table II. The simulated components had to be tuned. The output power of the calculated inverter was lower than expected, due to not having pure sinusoidal current in the tank, and to increase it the resonance inductance \( L_{\text{inv}} \) was increased. To match the effect of the increased inductance, the input choke \( L_{\text{inv}} \) was adjusted, to ensure ZVS.

### B. Power Loss Estimation in MOSFET

The resonant power conversion eliminates the switching losses known from hard switching applications. From [37] the power losses associated with a MOSFET in a resonant power converter can be separated into three parts - the conduction loss, the off-state conduction loss due to the ESR in the shunt capacitance of the MOSFET, and the gate losses determined by the gate resistance and input capacitance.

\[
P_{\text{cond}} = R_{\text{ds,on}} i_{\text{sw},\text{rms}}^2 \]

(11)

\[
P_{\text{off,cond}} = \left( \frac{I_{\text{off,\text{rms}}}}{C_{\text{OSS}} + C_{\text{ext}}} \right)^2 R_{\text{OS}} C_{\text{OSS}}^2
\]

(12)

\[
P_{\text{gate}} = 2\left( \pi V_{\text{gate, ACpk}} f_{\text{sw}} \right)^2 R_{g} C_{\text{ISS}}^2
\]

(13)

\( R_{\text{OS}} \) is the series resistance associated with the shunt capacitance. The capacitances \( C_{\text{ISS}} \) and \( C_{\text{OSS}} \) are the collective capacitance seen on gate and drain respectively.

\[
C_{\text{OSS}} = C_{gds} + C_{ds}
\]

\[
C_{\text{ISS}} = C_{gds} + C_{gs}
\]

The total loss from the transistor is:

\[
P_{\text{tot,sw}} = P_{\text{cond}} + P_{\text{off,cond}} + P_{\text{gate}}
\]

(14)

### C. Characterization of Transistor

When designing a class E converter with discrete components the choice of transistors are limited to commercially available discrete parts. Often the transistor is described with the needed parameters available from the data sheet. In the integrated circuit the parameters required to design a DC-DC converter are not readily available. Many of the available process technologies have different purposes, and extracting the parameters directly from the documentation are tedious and time consuming. Therefore, another method is necessary.

The voltage stresses on the switches in a class E converter are often four times the input or output voltages [33]. To
support this a technology with medium to high voltage capabilities was necessary. In this design a 0.18 µm 20 V process was used, with a breakdown voltage of 27 V. The simulation models available are level 49 HSPICE models, which are an enhanced BSIM3V3 model, especially for use with HSPICE.

The six most important parasitics of the transistor are the gate- (\(R_g\)) and drain-source (\(R_{ds,on}\)) resistance and the gate-source-, gate-drain- and drain-source capacitances (\(C_{gs}, C_{gd}\) and \(C_{ds}\) respectively). Lastly the series resistance associated with the drain-source capacitance, \(R_{OSS}\), is important to determine the off state losses. Fig. 3 illustrates the most important parasitics.

![Fig. 3. Transistor with Parasitic Components](image)

To extract the parasitics of the transistor, the two-port Z-parameter analysis is used. It is noted that the Z-parameter method creates a small signal equivalent model; however, by sweeping the frequencies and voltages, the large signal behavior can be derived [37], [38].

The described method of analyzing a circuit is done with a network-analyzer. It is often used in characterization of RF MOSFETs e.g [39]–[43] at frequencies above 10 GHz. These models are much more detailed than those of regular power MOSFETs e.g [39]–[43]. In the datasheet the capacitances are measured at 1 MHz and a gate-source voltage of 0 V, and the simulation and measurements are carried out with the same conditions. Fig. 4 shows the results of the simulations and datasheet values. The capacitances fit their datasheet values. For the \(R_{ds,on}\) values the Z-parameter analysis does not accurately produce the same results as the datasheet in values of \(V_{gs} < 10\) V; on the other hand, the method described in the datasheet, with a DC current source, produce close to the expected results.

Furthermore, measurements of the IRF5802 was carried out, to confirm the simulations. It was done using a Agilent 4396B network analyzer together with a HP 85046A S-parameter Test set. The measurement circuit can be seen in fig. 5a and the resulting measured capacitances can be seen in fig. 5b. The measured data matches the datasheet values.

\[
\begin{align*}
Z_{C_{gs}} = \Re\{z_{11}\} \\
Z_{C_{gd}} = \Im\{z_{11}\} + \Re\{z_{11}\} \\
Z_{C_{ds}} = \Im\{z_{11}\} + \Re\{z_{11}\} \\
Z_{OSS} = \Re\{z_{22}\} \\
Z_{rs} = \Im\{z_{22}\} + \Re\{z_{22}\}
\end{align*}
\]
Fig. 4. Simulated results of the Z-parameter analysis

Fig. 5. Measurement of IRF5802

2) Transistor Estimation: To ease the process of estimating the parameters of the transistor, a unit-transistor with an $R_{ds, on}$ of 1 $\Omega$ is designed. Parallel coupling two 1-$\Omega$-unit (2x1-$\Omega$-unit) transistors halves the $R_{ds, on}$ and doubles the capacitance. The simulated results is shown in fig. 6 and 7.

Fig. 6 shows the resistances. Both methods of extracting the $R_{ds, on}$ produce similar results. At 5 V gate-to-source voltage the expected on-resistance is approximately 1 $\Omega$.

Fig. 7 provides the capacitances - both versus voltage and frequency. The gate-drain and gate-source capacitance are linear over the voltage. While this is the results of the model, experimental data might reveal some non-linearities. However, as these devices are vertical CMOS devices, their gate-related capacitances are often more linear, than what is known from often lateral power MOSFET. The drain to source capacitance vary largely over both frequency and voltage.

The results of $Z_{22}$ parameter at $V_{gs} = 0$, reveal a large resistance associated with the drain-source capacitance of 3.75 $\Omega$. This resistance will result in off state losses. The resulting parasitic elements of the unit transistor are summarized in table III.

D. Driving the Transistor

Driving a transistor at high frequency is a challenge. In VHF converters it is very impractical to drive the gate with a PWM signal. There are several methods to drive the gate, either with an externally generated signal, or with a self-oscillating circuit.

Externally gate drives are used in implementation such as [29], [44]. One self-oscillating gate drive, commonly used in the class E converter is the class E oscillator, described in [2], [4], [28]. This procedure involves making a feedback circuit, through advanced analytic approach, but limits the duty cycle to 0.5 making it unsuitable for this design. Recently though a new passive gate drive has been introduced in [5] and used in among others [1], [45]. In design aspects it looks like the class E oscillator, but is simpler. It is effectively an LC-filter generated by utilizing the capacitances of the MOSFET and introducing a gate-inductor. Looking at fig. 3 a schematic of the parasitics can be drawn and introducing a gate inductance, $L_g$, to achieve the desired filter. Fig. 8a shows the schematic for the described gate drive.

In resonant power converters, the drain voltage of the

| TABLE III |
| PARASITIC ELEMENTS OF THE 1 $\Omega$ $R_{ds, on}$ UNIT TRANSISTOR |
| Parasitic element | Value | Unit | Notes |
| $R_{ds, on}$ | 1.144 | $\Omega$ | @ $V_{gs} = 5$ V |
| $R_g$ | 298 | m$\Omega$ | @ $V_{gs} = 0$ V |
| $R_{OSS}$ | 3.75 | $\Omega$ | |
| $C_{gs}$ | 28 | pF | @ $V_{ds} = 5$ V, Freq = 250 MHz |
| $C_{gd}$ | 6 | pF | |
| $C_{ds}$ | 18.48 | pF | |
transistors are close to half a sinusoidal. The added gate inductance creates a filter, with the transfer function from drain to gate shown in (23). Adjusting the inductance the poles of the filter are placed 5–10% higher than the switching frequency, resulting in a phase shift of the drain signal as close to 180° as possible. This will ensure the gate signal turning on, when the voltage on the drain is zero. An added bias voltage can be tuned such that the correct duty cycle is achieved.

\[
H_{Lg+Ch}(s) = \frac{(C_l L_g R_g s^2 + L_g s + R_g) C_{gd}s}{C_l L_g R_g s^2 + (1 + C_l) L_g s^2 + R_g s + \frac{1}{C_{gd}+C_{gs}}} \]

(26)

\[
z_{1,Lg+Ch} = 0
\]

(27)

\[
z_{2,Lg+Ch} = -\left(\frac{L_g \pm \sqrt{L_g (L_g + 4 C_l R_g^2)}}{2 C_l L_g R_g}\right)
\]

(28)

\[
H_{Lg+C1}(s) = \frac{(C_l L_g R_g s^2 + L_g s + R_g) C_{gd}s}{C_l L_g R_g s^2 + (1 + C_l) L_g s^2 + R_g s + \frac{1}{C_{gd}+C_{gs}}} \]

(29)

\[
z_{1,Lg+C1} = 0
\]

(30)

\[
z_{2,Lg+C1} = -\left(\frac{L_g \pm \sqrt{L_g (L_g + 4 C_l R_g^2)}}{2 C_l L_g R_g}\right)
\]

(31)

From (23) the poles of the system is found:

\[
s_{pole} = \frac{-R_g \pm \sqrt{R_g^2 - \frac{4 L_g}{C_{gs} + C_{gd}}}}{2 L_g}
\]

(24)

The poles are a complex pole pair. To determine the frequency the real and imaginary parts are found, and from the imaginary parts the frequency is found:

\[
f_{pole} = \frac{\Im(s_{pole})}{2 \pi} = \pm \frac{\sqrt{R_g^2 - \frac{4 L_g}{C_{gs} + C_{gd}}}}{4 \pi L_g}
\]

(25)

If the attenuation achieved at the switching frequency is too high, or low, for a desired gate signal, then external capacitors can be introduced. Fig. 8b and 8c shows the schematics of the gate drives, and the transfer functions are found in (26) and (29). The zeros of these transfer functions are found using (27), (28) and (30), (31) respectively. All these equations are found at the bottom of the current page.
For small values of the gate resistance these zeros are all real, so their effect will be minimal at very high frequencies. Even further any zeros effect from a higher gate resistances, can be adjusted by adding the capacitances to the gate-drain of the signal. The poles of the system are solutions to a third order polynomial, and analytically hard to interpret. From [5] a good approximation of the frequency of the pole is:

\[ f_p \approx \frac{1}{2\pi \sqrt{L_g (C_{ext} + C_{gd} + C_{gs})}} \]

\[ L_g \approx \frac{1}{(2\pi f_p)^2 (C_{ext} + C_{gd} + C_{gs})} \]  

(32)

This is the resonant frequency neglecting the gate resistance. As with the previous gate drives, the resonance frequency is desired to be kept a little higher than the switching frequency of the converter.

The final simple gate drive that can be designed is adding both the external capacitance to source and to drain, shown in fig. 8d. Using external capacitance can be an advantage because it gives the option for more linear capacitances (i.e. Metal-Insulator-Metal (MIM) capacitors on chip) than the intrinsic capacitance of the MOSFET, and thus better control of the gate signal. The transfer function of the gate drive with both capacitors is seen in (33).

The zeros are found similarly to the other gate drives, see (34) and (35). The gate resistance has an influence on the zeros, if it is large enough, however this influence can be tuned, by adjusting the external capacitances.

As with the previous gate drives, analytically investigating the poles is unfruitful but using (32) is still a good approximation of the poles frequency. The gate resistance has a very real effect on the achievable phase shift of the gate drive, and in a transistor design should be kept as low as possible to avoid the effects of the zeros.

\[ H_{L_g+C_h+C_l}(s) = \frac{(C_h + C_l) L_g R_g C_{gd} s^3 + (C_{gd} + C_h) L_g s^2 + C_{gd} R_g s}{(C_h + C_l) L_g R_g s^3 + (C_h + C_l) L_g s^2 + R_g s + \frac{1}{\frac{1}{R_{gs}+C_{gd}}}} \]  

(33)

\[ z_{1,L_g+C_h+C_l} = 0 \]  

(34)

\[ z_{2,L_g+C_h+C_l} = -\left( \frac{(C_{gd} + C_h) L_g \pm \sqrt{L_g \left(L_g (C_h + C_{gd})^2 - 4 (C_h + C_l) C_{gd}^2 R_g^2 \right)}}{2 (C_h + C_l) C_{gd} L_g R_g} \right) \]  

(35)

In table IV the four different gate drives designed are listed. They are all designed for a 10x1-Ω-unit transistor. The design of the gate drives was focused on achieving similar performance, while reducing component sizes. The bode plots of the resulting transfer functions are shown in fig. 9. Adding the external capacitors result in a smaller inductor, a component desired to keep as small as possible, when designing the integrated circuit.

E. Inductors

There is several methods to choose from, when designing an inductor on a chip. From the more simple ones using a planar spiral [46]–[49], to toroids [50], [51], and also using magnetic films to reduce the required size of the inductors [8].
The main concern is the achievable Q values - the relation between its inductive value, frequency and resistive value. In an integrated circuit the close proximity to the highly conducting silicon layer results in very high losses from eddy currents induced.

Increase of the Q values is the subject of substantial research. In [49] Q values as high as 50 at 7GHz was achieved. These where, however, constructed in a very fragile structure, and not suitable for most application. Others have tried different shielding methods, to remove the capacitive coupling to the substrate [46]. This limits the self-resonance significantly [52]. The toroidal designs presented in [50], [51] although producing promising results on the Q values of the inductors, as high as 50, the frequencies of these technologies are also currently limited around 10 MHz [8].

The research in this field is in fast development, and is one of the key components to achieving the monolithically integrated power supply. The inductors lack in both modeling for simulations, and in the achievable Q-value. Gardner et. al. [18] made an overview of on-chip inductors, and the only inductors usable in frequencies above 100 MHz are planar spiral structured air inductors. These inductors have not shown Q values above 10. Very recently Ferric Inc. introduced post-processed inductors on chip, capable of handling frequencies at 50-150 MHz, with magnetic thin film [53]. Sturcken et.al. demonstrated in a 1.8V to 1V integrated voltage regulator, with efficiencies ~70 %. [54] These inductors was, however, not available for this work. Lastly, it is worth mentioning that another solution could be bond wires. With inductance values around 1nH/mm and Q values approaching 50 at 1 GHz they are very interesting. Automated setups can keep variations of inductance to within 1% [55]. Nonetheless, in this work, the fully monolithic integration was of highest priority and bond wires were therefore ruled out.

In this paper the lump-model of a spiral inductor on chip is used, obtained from [55], shown in fig. 10. It consist of an inductance L, a series resistance Rs, together with a resistance associated with the eddy-current losses induced in the substrate, Reddy. It has parasitic capacitances both to the substrate, Cox and to the cross under path, Cp, which is needed to connect the innermost winding to the outside. Finally there are parasitics associated with the substrate, both its resistivity, R1 and capacitance, C1.

Three octagonal inductors used in the simulations are here presented. The inductors are all designed from the process parameters for the current process, using the top metal layer, farthest from the silicon, and largest thickness. The results is shown in table V. The Q value of 14 is higher than described in the literature. This is due to the crudeness of the model, and the results would have to be verified before an actual implementation.

Fig. 11 shows the Q value over frequency of the designed inductors. The two larger inductors have an optimum around 200 MHz, and decreases, until their self resonance frequency of approximately 2 GHz at which Q is zero. The 750pH inductor can be seen to have a maximum much higher, at a frequency close to 3 GHz. For all of the above described inductors their self resonance frequency is well above the desired switching frequency of the circuit.

<table>
<thead>
<tr>
<th>Gate Inductor</th>
<th>Ext. Cap. to source</th>
<th>Ext. Cap. to drain</th>
<th>Both Ext. Cap. (C1 &amp; Cox)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lg</td>
<td>1 nH</td>
<td>400 pF</td>
<td>500 pF</td>
</tr>
<tr>
<td>C1</td>
<td>-</td>
<td>610 pF</td>
<td>-</td>
</tr>
<tr>
<td>Cox</td>
<td>-</td>
<td>-</td>
<td>200 pF</td>
</tr>
</tbody>
</table>

[H] at 250 MHz -0.77 dB, -0.49 dB, -0.35 dB, -2.03 dB. 
∠H at 250 MHz 173.3 °, 173 °, 177.5 °, 178.23 °

<table>
<thead>
<tr>
<th>V</th>
<th>Width</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Lg</td>
<td>1 nH</td>
<td>400 pF</td>
<td>500 pF</td>
</tr>
<tr>
<td>C1</td>
<td>-</td>
<td>610 pF</td>
<td>-</td>
</tr>
<tr>
<td>Cox</td>
<td>-</td>
<td>-</td>
<td>200 pF</td>
</tr>
</tbody>
</table>

[H] at 250 MHz -0.77 dB, -0.49 dB, -0.35 dB, -2.03 dB. 
∠H at 250 MHz 173.3 °, 173 °, 177.5 °, 178.23 °

Three octagonal inductors used in the simulations are here presented. The inductors are all designed from the process parameters for the current process, using the top metal layer, farthest from the silicon, and largest thickness. The results is shown in table V. The Q value of 14 is higher than described in the literature. This is due to the crudeness of the model, and the results would have to be verified before an actual implementation.

Fig. 11 shows the Q value over frequency of the designed inductors. The two larger inductors have an optimum around 200 MHz, and decreases, until their self resonance frequency of approximately 2 GHz at which Q is zero. The 750pH inductor can be seen to have a maximum much higher, at a frequency close to 3 GHz. For all of the above described inductors their self resonance frequency is well above the desired switching frequency of the circuit.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>L_{in}</td>
<td>750p</td>
<td>193.5</td>
<td>12.4</td>
<td>116.6</td>
<td>303.8</td>
<td>469.5</td>
<td>21.3</td>
<td>6.1</td>
</tr>
<tr>
<td>L_{r,s}</td>
<td>3.5n</td>
<td>294.8</td>
<td>846.7</td>
<td>859.9</td>
<td>2730</td>
<td>52.14</td>
<td>191.8</td>
<td>15.6</td>
</tr>
<tr>
<td>L_{r,r}</td>
<td>4.5n</td>
<td>338.7</td>
<td>2010</td>
<td>3920</td>
<td>36.34</td>
<td>275.8</td>
<td>14.8</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>L_{in}</td>
<td>550p</td>
<td>200.52</td>
<td>4.26</td>
<td>59.51</td>
<td>139.03</td>
<td>869.83</td>
<td>11.15</td>
<td>4.31</td>
</tr>
<tr>
<td>L_{r,s}</td>
<td>1.8n</td>
<td>430.19</td>
<td>85.39</td>
<td>107.12</td>
<td>494.75</td>
<td>288.27</td>
<td>34.69</td>
<td>6.52</td>
</tr>
<tr>
<td>L_{r,r}</td>
<td>4n</td>
<td>581.14</td>
<td>258.09</td>
<td>204.11</td>
<td>912.30</td>
<td>156.33</td>
<td>63.96</td>
<td>10.33</td>
</tr>
<tr>
<td>L_{gate}</td>
<td>300p</td>
<td>121.86</td>
<td>2.16</td>
<td>64.27</td>
<td>140.15</td>
<td>1020</td>
<td>9.83</td>
<td>3.87</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>L_{in}</td>
<td>550p</td>
<td>200.52</td>
<td>4.26</td>
<td>59.51</td>
<td>139.03</td>
<td>869.83</td>
<td>11.15</td>
<td>4.31</td>
</tr>
<tr>
<td>L_{r,s}</td>
<td>1.8n</td>
<td>430.19</td>
<td>85.39</td>
<td>107.12</td>
<td>494.75</td>
<td>288.27</td>
<td>34.69</td>
<td>6.52</td>
</tr>
<tr>
<td>L_{r,r}</td>
<td>4n</td>
<td>581.14</td>
<td>258.09</td>
<td>204.11</td>
<td>912.30</td>
<td>156.33</td>
<td>63.96</td>
<td>10.33</td>
</tr>
<tr>
<td>L_{gate}</td>
<td>300p</td>
<td>121.86</td>
<td>2.16</td>
<td>64.27</td>
<td>140.15</td>
<td>1020</td>
<td>9.83</td>
<td>3.87</td>
</tr>
</tbody>
</table>
III. RESULTS

Referring back to the design flowchart in fig. 1, a switching frequency has to be selected. To achieve the smallest possible converter, the highest possible switching frequency is desired. From (9) the shunt capacitance in the rectifier is inverse proportional to the frequency. If a switching frequency of 500 MHz is chosen, the resulting capacitance of the transistor will be so small that the resulting drain-source resistance gives a conduction loss above 20% of the total power.

To address this issue, the switching frequency is decreased. Several steps were taken in this design procedure, and three different converters were designed. All designs were made with MIM-capacitors, and ideal inductors.

- A 250 MHz design with 22 parallel coupled 1-Ω-unit transistor in the inverter
- A 150 MHz design with 22 parallel coupled 1-Ω-unit transistor in the inverter
- A 250 MHz design with 10 parallel coupled 1-Ω-unit transistor in the inverter

The first design had issues with currents induced through the gate-drain capacitor to the drain channel because of the large capacitive value and a high dv/dt of the gate-signal. As a result two other designs were made, lowering the frequency, and with a smaller device (i.e. lowering the gate capacitance). Although the 150 MHz design showed improvement in terms of efficiency, their respective inductors was twice as large in physical size. The power density became much lower than desired. In the end, the 250 MHz design with the 10x1-Ω-unit transistor was chosen for further implementation, with the self oscillating gate drive because of its smaller size. The results of the converters designed are shown in table VII.

A. 250 MHz Converter with Self Oscillating Gate Drive

The 250 MHz design is implemented with the self-oscillating gate drive with both external capacitors to ground and drain respectively. Fig. 12 and 13 presents the simulation results. The switching frequency achieved is 272 MHz.

![Inverter Transistor Voltages and Currents](image)

![Inverter Voltages and Currents](image)

![Input and Output Voltage and Currents](image)

**Fig. 12. Inverter waveforms of the 250 MHz Converter with Self Oscillating Gate Drive**

The circuit has been tuned for optimum performance, and the self resonance of the circuit became a little higher. Due to the nature of the self oscillating gate drive, no adjustment is needed in the gate drive. The gate signal has a peak-to-peak

<table>
<thead>
<tr>
<th>TABLE VII</th>
<th>SUMMARY OF DESIGNED CONVERTERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inverter</td>
<td>Rectifier</td>
</tr>
<tr>
<td>V(_{DS,i,pk}) [V]</td>
<td>I(_{SW, rms}) [A]</td>
</tr>
<tr>
<td>250 MHz</td>
<td>27.44</td>
</tr>
<tr>
<td>(2x1Ω-unit transistor)</td>
<td>15.45</td>
</tr>
<tr>
<td>150 MHz</td>
<td>27</td>
</tr>
<tr>
<td>(2x1Ω-unit transistor)</td>
<td>14.47</td>
</tr>
<tr>
<td>250 MHz</td>
<td>20.89</td>
</tr>
<tr>
<td>(10x1Ω-unit transistor)</td>
<td>13.46</td>
</tr>
</tbody>
</table>
amplitude of 33V, and from (13) this will result in a high loss in charging and discharging of the gate capacitances.

The duty cycle achieved is 46 % and 43 % in the inverter and rectifier respectively. The results are close to the expected in the rectifier, but the duty cycle achieved in the inverter is smaller. Tuning the bias to increase the duty cycle unfortunately was not possible, without compromising the breakdown voltage on the gate. The drain current of the transistor is seen to spike just at turn off, and not achieving ZCS. However, ZVS is achieved, naturally by the self-oscillating gate drive. The efficiency of the converter is 55.5 %, which is comparable to other PwrSoC designs [8].

| TABLE VIII |
|----|----|
| Inverter [W] | Rectifier [W] |
| $P_{\text{cond}}$ | 2.15 | 0.76 |
| $P_{\text{off,cond}}$ | 0.42 | 0.35 |
| $P_{\text{gate}}$ | 2.52 | 0.66 |
| $P_{\text{tot}}$ | 5.09 | 1.77 |

B. Implementing Inductor Models

The total loss in the transistors is close to 6.85 W. The converter has been tuned for an output power of 9 W, and had a total average input power of 16.11 W. The remaining losses of 0.25 W can be contributed to the ESR of the MIM capacitors. The results of the converter with the self oscillating gate drive are shown in table IX.

With a loss of approximately 7W, the design of the thermal handling also becomes important. If 100 K temperature rise is allowed, from ambient, then the thermal resistivity from silicon to the ambient surroundings cannot exceed 14 K/W. The estimated overall size of the final converter, assuming MIM-capacitors of 3 fF/µm², and no overlaying of capacitors or inductors, is 28.6 mm². This gives a power density of 0.314 W/mm².

| TABLE IX |
|----|----|
| Inverter |
| $V_{\text{ds},pk}$ | 10.53 |
| $I_{\text{sw,rms}}$ | 7 |
| $I_{\text{out,pp}}$ | 24.25 |
| Rectifier |
| $V_{\text{ds},pk}$ | 18.88 |
| $I_{\text{sw,rms}}$ | 4.13 |
| $I_{\text{out,ripple}}$ | 5.1 |
| Power |
| $P_{\text{avg,in}}$ [W] | 16.11 |
| $\eta$ [%] | 55.54 |
process, and it is very clear that these performances are just not good enough. The best available inductors integrated on chip are currently not much better than that of a standard spiral inductor, so as of right now, a different solution to the inductors has to be found. Increasing the Q factor to 10-20, showed oscillating circuits, however still with poor efficiency. One such solution could be the VHF magnetic inductors, recently introduced by Ferric Inc. [53]. These are limited at 150 MHz, so a reduction of switching frequency is an undesired side-effect. Finally, redistribution layer techniques could be implemented. Inductor values of 80 nH, with Q factors greater than 35 at 100 MHz were reported in [56].

Fig. 15. AC Analysis of the Gate Drive with the Modeled Inductors

IV. CONCLUSION

To achieve higher power densities switching frequencies have increased. This paper presents an integrated VHF resonant power converter, switching at 250 MHz. The class E topology was deemed the most interesting for integration purposes due to lack of high side power semiconductors. However, limitations in the class E rectifier design and the process selected meant that higher switching frequencies were not desirable because of power losses. From the relations between the frequency, the capacitances in the transistors and their relation to the achievable $R_{ds,on}$, and the power losses in the transistors an optimum frequency for a given load and power can be found. Such an optimum could also find the best achievable inductors, either through the crude models, or using more advanced modeling. This is left for future work.

The two-port Z-parameter method was used to characterize the transistor models, utilizing the internal capacitances of the transistor in the class E converter. Furthermore the design was implemented with the self oscillating gate drive, implemented with external LC-filters. This gate drive was thoroughly mathematically analyzed, revealing the necessity to keep gate resistance at a minimum, to achieve the best performance. The four designed converters were designed for a 9W output power in a 4-Ω load, and efficiencies in the range from 43-64 % were reached. With the self oscillating gate drive the simulated efficiency with ideal inductors was 55 %. The power density based on simulations with ideal inductor models was 0.314 W/mm². However implementing models of integrated spiral inductors showed that the added parasitics lowers the performance of the gate drive, eliminating the possibility for ZVS. Other methods of implementing the inductors are necessary, for a working integrated resonant power converter with this type of gate drive.

REFERENCES
