Reproducibility, accuracy and performance of the Feltor code and library on parallel computer architectures

Wiesenberger, Matthias; Einkemmer, Lukas; Held, Markus; Gutierrez-Milla, Albert; Saez, Xavier; Iakymchuk, Roman

Published in:
Computer Physics Communications

Link to article, DOI:

Publication date:
2019

Document Version
Early version, also known as pre-print

Link back to DTU Orbit

Citation (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
Reproducibility, accuracy and performance of the FELTOR code and library on parallel computer architectures

Matthias Wiesenbergera, Lukas Einkemmerb, Markus Heldc, Albert Gutierrez-Milla e, Xavier Sáez e, Roman Iakymchuk e

aDepartment of Physics, Technical University of Denmark (DTU), Denmark
bDepartment of Mathematics, University of Tübingen, Germany
cDepartment of Mathematics, Universität Innsbruck, Austria
dInstitute for Ion Physics and Applied Physics, Universität Innsbruck, Austria
eBarcelona Supercomputing Center, Barcelona, Spain
fDepartment of Computational Science and Technology, Royal Institute of Technology (KTH), Sweden

Abstract

FELTOR is a modular and free scientific software package. It allows developing platform independent code that runs on a variety of parallel computer architectures ranging from laptop CPUs to multi-GPU distributed memory systems. FELTOR consists of both a numerical library and a collection of application codes built on top of the library. Its main target are two- and three-dimensional drift- and gyro-fluid simulations with discontinuous Galerkin methods as the main numerical discretization technique.

We observe that numerical simulations of a recently developed gyro-fluid model produce non-deterministic results in parallel computations. First, we show how we restore accuracy and bitwise reproducibility algorithmically and programmatically. In particular, we adopt an implementation of the exactly rounded dot product based on long accumulators, which avoids accuracy losses especially in parallel applications. However, reproducibility and accuracy alone fail to indicate correct simulation behaviour.

In a second part, we explore important performance tuning considerations. We identify latency and memory bandwidth as the main performance indicators of our routines. Based on these, we propose a parallel performance model that predicts the execution time of algorithms implemented in FELTOR and test our model on a selection of parallel hardware architectures. We are able to predict the execution time with a relative error of less than 25% for problem sizes between $10^1$ and $10^3$ MB. Finally, we find that the product of latency and bandwidth gives a minimum array size per compute node to achieve a scaling efficiency above 50% (both strong and weak).

Keywords: FELTOR; Reproducibility; Performance; High-Performance Computing; GPU; Xeon Phi.

1. Introduction

For the description of low-frequency dynamics in magnetized plasmas drift-reduced Braginskii (also called drift-fluid) [10, 65, 46] and gyro-fluid models [9, 53, 45, 32] have been established. Compared to kinetic descriptions the reduced dimensionality in these fluid models significantly lowers the computational cost. Furthermore, both of these approaches remove the small time and spatial scales that are associated with the gyration of charged particles in the magnetic field. Still, simulations of phenomena in magnetized plasmas are in general highly challenging and require the use of advanced numerical algorithms as well as the increasing power of high-performance computers [22].

There are several codes implementing drift- and gyro-fluid models (among others References [55, 40, 26, 52]) and Reference [16] provides an actual framework for the implementation of more general fluid equations. In recent years code projects have focused on the capability to efficiently invert nonlinear elliptic equations ( see for example References [63, 16, 26]). This feature is especially needed in models that avoid the so-called Oberbeck-Boussinesq approximation and do not distinguish between fluctuating and background quantities. For example in a gyro-fluid model we have the nonlinear elliptic equation $\nabla \cdot (N \nabla \phi) = n - N$, where $n$ is the electron density, $N$ is the ion gyro-center density, $\phi$ the electric potential and $\nabla$ the gradient in the direction perpendicular to the magnetic field [45]. Current interest also includes the implementation of the flux-coordinate independent approach to discretize derivatives along arbitrary magnetic field lines [27, 54, 33]. This type of scheme is particularly important if a magnetic field aligned coordinate system is unavailable due to singularities in the coordinate transformations (X-points). It is then challenging to resolve the inherent anisotropy of the plasma dynamics parallel...
and perpendicular to magnetic field lines. Let us point out here that in the codes mentioned so far finite difference numerical methods are prevailing over more advanced schemes and the efficient use of GPUs or other accelerator cards is largely absent. However, accelerators have the potential to significantly improve performance and codes that support them will be required to fully exploit the next generation of supercomputers. Additionally, both GPUs and Intel Xeon Phi co-processors are more energy efficient than conventional CPUs. Note that energy consumption is the main challenge in building the next generation of supercomputers.

Finally, we criticize that Reference [16] is the only code that can be classified as free software in our community, which severely limits the possibility to verify, interoperate with, reuse or even reproduce published results [64]. Reproducibility is of particular importance for parallel scientific computations due to the non-deterministic nature of parallel computations that increases even further with novel task-based approaches and dynamic scheduling techniques. To address this issue or rather to ensure reproducibility, the top publishers, journals, and conferences take very active initiatives. For instance, the Supercomputing (SC) conference, the top conference in the field of high-performance computing, makes it mandatory to provide an appendix regarding reproducibility to be considered for "Best Paper" or "Best Student Paper" under the SC Reproducibility Initiative [4]. The ACM Transactions of Mathematical Software (TOMS) encourages authors to follow the Replicated Computational Results (RCR) initiative [2], meaning the software is also reviewed in terms of replicating the presented results. Furthermore, ACM introduced "Artifact Review and Badging" [1], which includes: *repeatability*, when the same team follows the same measurement procedure on the same experimental setup; *reproducibility*, when a different team measures the results on the same experimental setup; *reproducibility*, when a different team measures the results on a different experimental setup. To that end, the issue of non-reproducibility in a parallel environment is gathering attention and the community aims to address it through various initiatives. Here, we join this effort and tackle the non-reproducibility issue by a) making our software publicly available, b) applying reproducible algorithmic solutions and c) ensuring reproducibility from the programming perspective with the emphasis on pitfalls and strengths of the environmental setup like compilers.

To conclude the introduction let us here briefly mention the capabilities and background of our code. **Feltor** is a modular and free software package that we have developed particularly for the use in full-F (no Oberbeck-Boussinesq approximation) drift- and gyro-fluid models [32, 62, 41, 31]. We use discontinuous Galerkin methods [12, 6] to spatially discretize model equations. Our efforts to enable three-dimensional simulations include the flux-coordinate independent approach within the discontinuous Galerkin framework [33], which we are the first to apply to full-F gyro-fluid models [57, 30]. Recent studies focus on numerical elliptic grid generation [60, 61]. Both are important for the efficient description of realistic magnetic field geometries.

One of the main features of the code are matrix (and in general container) free algorithms. This type of algorithm ignores the exact format or implementation of the matrix (or vector) type employed. In consequence a matrix-free implementation offers a highly flexible framework with respect to both the equations discretized and the hardware the code runs on. It allows the development of platform independent code, with the compiler choosing implementations for Nvidia GPUs using the CUDA programming language, the OpenMP parallelized version for CPUs [21] or Xeon Phi co-processors, or the immediate extension to hybrid parallelization using the message passing interface (MPI).

In Section 2 of this article we give a short overview over the structure and goals of the **Feltor** project. Then, in the following two sections we focus on reproducibility, accuracy and performance of the library. In Section 3 we show how roundoff errors caused by the machine precision can destroy accuracy and reproducibility of a simulation. We demonstrate the implementation steps necessary to restore accuracy and *bitwise* reproducibility and then debate in what ways a simulation of an ill-conditioned set of equations can be reproducible. In Section 4 we present results of a performance study. We briefly discuss important performance tuning methods and derive a parallel model that can predict the runtime of any algorithm in **Feltor** on a variety of computer architectures. Finally, we present an overall discussion and conclusion of our results in Section 5.

### 2. **Feltor** overview

In this Section we give a brief overview of the structure of the **Feltor** project and outline its design goals and motivation. Furthermore, we shortly discuss the most important implications of the project structure and conclude the Section with a small code sample as a first impression of the library usage.

The details of how we realize the structure and our design goals in code are absent in this discussion but are available in the accompanying code repository [59]. In general, we use design principles similarly found in other existing code projects (for example [14]) and as far as possible try to adhere to established coding practices [47, 48, 5]. Furthermore, we invite the interested reader to explore our homepage [3] in parallel to the current section for additional information and details.

#### 2.1. Overview

**Feltor** (Full-F ELectromagnetic code in TORoidal geometry) is a modular scientific software package that can be divided into six layers. Each layer defines and implements an interface that can be used by the same or higher levels. This structure is depicted in Fig. 1. In the following we shortly introduce each layer and the capabilities it adds to the library.

**User Zone** A collection of actual simulation projects and diagnostic programs for two- and three-dimensional drift- and gyro-fluid models

**6 Diagnostics** These programs are designed to analyse the output from the application programs.
Developper Zone

The core dg library of optimized (mostly scientific software package built on top of that library. Figure 1: The structure of the project: Feltor is both a numerical library and a scientific software package built on top of that library.

5 Applications Programs that execute two- and three-dimensional simulations: read in input file(s), simulate, and either write results to disc or directly visualize them on screen. Some examples led to journal publications in the past [63, 62, 43, 62].

Developer Zone The core dg library of optimized (mostly linear algebra) numerical algorithms and functions centered around discontinuous Galerkin methods on structured grids. Can be used as a standalone library.

4 Advanced algorithms Numerical schemes that are based on the existence of a geometry and/or a topology. These include for example the discretization of elliptic equations in arbitrary coordinates, multi-grid algorithms and a semi-Lagrangian scheme to compute directional derivatives along arbitrary vector fields [33].

3 Topology and Geometry Here, we introduce data structures and functions that represent the concepts of Topology and Geometry and operations defined on them (for example the discontinuous Galerkin discretization of derivatives [21]). The geometries extension implements a large variety of grids and grid generation algorithms that can be used here [60, 61].

2 Basic algorithms Algorithms like conjugate gradient (CG) or Runge-Kutta schemes that can be implemented with basic linear algebra functions alone.

1 Vector and Matrix operations In this "hardware abstraction" level we define the interface for a set of various vector and matrix operations like additions, multiplications, and scalar products. These functions are implemented and optimized on a variety of hardware architectures and serve as building blocks for all higher level algorithms. We study those in Section 3 of this contribution.

2.2. Implications of the code structure

It is possible for several groups to work independently on and with Feltor on the various levels outlined in Fig. 1. Combining the defined building blocks from the lower levels a user can freely construct and explore new numerical algorithms or physical equations. At the same time any improvement or upgrade of the core level routines improves the performance of all application codes using it. Of course, the set of primitive functions also restricts the number of possible numerical algorithms or equations that can be implemented. For example direct solvers are absent in Feltor.

Another advantage is the possibility to test functions and modules separately and independently of each other. We use this feature extensively throughout the development process on all levels outlined in Fig. 1. Specifically, our tests encompass unit tests for low level subroutines, convergence studies of specific numerical algorithms as well as conservation studies of invariants in our physical models.

2.3. Design goals

The implementation of Feltor is the result of an ongoing development process and subject to frequent changes. In the following we thus rather describe our goals and guidelines. These have led to the present state of the code and will likely prevail in the future.

Code readability Numerical algorithms can be formulated clearly and concisely. In particular, parallelization strategies or optimization details are absent in application codes.

Ease of use We try to make our interfaces as intuitive and simple as possible. It is possible for C++-beginners to write useful, fast and reliable code with Feltor. This feature is enhanced by an exhaustive documentation and tutorials on our homepage [3].

Fast development A particular important feature from the user perspective is the possibility to quickly set up or change model equations in a minimum amount of time. We accomplish this feature by providing building blocks at Feltor’s core levels, which can be freely combined or rearranged.

Speed Feltor provides specialized versions of the performance critical Level 1 functions for various target hardware architectures including for example GPUs and Intel Xeon Phis. Note that writing parallelized code is the default in Feltor. We explore and discuss performance critical issues in Section 4 of this article.

Platform independent Application code runs unchanged on a large variety of hardware ranging from a desktop environment to mid-sized compute clusters with dedicated accelerator cards. The library adapts to the resources present in the system and chooses correct implementation of functions at compile time. This is possible through a template traits dispatch system in combination with classic C-style macros at Feltor’s core level. We demonstrate this feature explicitly in Section 4 of this article.

Extensibility The library is open for extensions to future hardware, new numerical algorithms and physical model equations.

Defined scope Our focus lies on efficient discontinuous Galerkin methods on structured grids and their application to drift- and gyro-fluid equations in two and three dimensions. We outsource any other operation, in particular input/output, to external libraries.
2.4. Getting started

We provide a "Quick start guide" contained in the README file of the dataset [59], which explains how to setup our library on various systems. In Fig. 2 we show a small teaser program to give readers a first impression how code using \texttt{Feltor} looks like. It integrates the function \( f(x, y) = \exp(x)\exp(y) \) on the domain \([0, 2] \times [0, 2]\) using Gauss-Legendre integration. Depending on how this program is compiled the function \texttt{dg::blas1::dot} is called with. This means that we need to specify the implementation based on how this program is compiled the main computational kernel of the program. The \texttt{dg::blas1::dot} function implements the exact algorithm we discuss in Section 3.

We implemented Eqs. 1 in \texttt{Feltor} and now want to test the reproducibility of our parallel simulations. More precisely, we want to test if with the exact same input parameters our executable produces the exact same output in subsequent runs. To this end, we fix a typical set of physical and numerical parameters (contained in the repository [59]) and run our executable twice with the exact same initial condition and input parameters. Unfortunately, a more detailed description of the library surpasses the scope of the present article. However, the interested reader will find a helpful tutorial on our webpage [3] and the online documentation.

3. Reproducibility in numerical simulations

A paradigmatic model to study drift wave turbulence and zonal flow dynamics in the edge of magnetized fusion plasmas is the Hasegawa-Wakatani (HW) model [28, 55, 29, 50]. Recently, this model has been extended to include large relative density fluctuation amplitudes and steep density gradients within a full-F gyro-fluid approach, thus facilitating studies in the non-Oberbeck-Boussinesq regime [31]. The dimensionless modified full-F HW equations consists of continuity equations for electron particle density \( n \), ion gyro-center density \( N \) and the polarization equation

\[
\partial_t n + [\phi, n] = \alpha (\tilde{\phi} - \ln(n)), \quad (1a)
\]
\[
\partial_t N + \left[ \phi - (\nabla \phi)^2 /2, N \right] = 0, \quad (1b)
\]
\[
\nabla \cdot (N\nabla \phi) = n - N, \quad (1c)
\]

with electric potential \( \phi \), adiabaticity parameter \( \alpha \) and Poisson bracket \([f, g] := \partial_x f \partial_y g - \partial_y f \partial_x g\). The Reynolds decomposition \( f := \hat{f} + \bar{f} \) with Reynolds averaged part \( \bar{f} := L_0^{-1} \int_{0}^{L_0} dy \bar{f} \) and fluctuating part \( \hat{f} \) is utilized in the parallel coupling term on the right hand side of Eq. 1(a).

The initial (gyro-center) density fields \( n(0, 0, \alpha) = N(0, 0, \alpha) = n_0(x)(1 + \delta n_0(x)) \) consist of the reference background density profile \( n_0 := e^{-\kappa x} \), which is perturbed by a turbulent bath \( \delta n_0(x) \). Here, \( \kappa \) parameterizes the constant background density gradient length. For further details to the model we refer the reader to Reference [31].

We implemented Eqs. 1 in \texttt{Feltor} and now want to test the reproducibility of our parallel simulations. More precisely, we want to test if with the exact same input parameters our executable reproduces the exact same output in subsequent runs. To this end, we fix a typical set of physical and numerical input parameters (contained in the repository [59]) and run our executable twice with the exact same initial condition and parallelization strategy. In Fig. 3 we compare the output of the two runs at each time step. Initially, the relative error

\[
\epsilon_{rel} := \|n_1 - n_2\|_2 / \|n_1\|_2
\]

between the two solutions vanishes. Here, \( n_1 \) and \( n_2 \) is the electron density of the first and second simulation, respectively, and \( \|/\|_2 \) is the L2 norm. As time advances \( \epsilon_{rel} \) rapidly increases towards \( \mathcal{O}(10^{-1}) \).

Although this result is very surprising at first, the possibility for two identical simulation setups to have non-identical results is readily explained. First, let us recall the finite nature (64-, 32-, or 16-bits) of floating-point computations that results in the non-associativity of floating-point operations [23]. For instance, let us denote \( \oplus \) as the addition in binary64 floating-point arithmetic, then \((-1 \oplus -1) \oplus -1 \oplus -1\) since \((-1 \oplus -1) \oplus -1 \oplus -1 = -1 \oplus -1 \oplus -1 \oplus -1 = -1 \oplus -1 \oplus -1 = 0\). Second, in a parallel environment the order of execution between threads is usually arbitrary and can vary between runs. Therefore, subsequent runs of a parallelized executable with identical input may indeed produce various binary outputs. On the other side, if the small round-off errors of machine precision lead to a large error in subsequent simulation times as seen in Fig. 3 then we are apparently faced with an ill-conditioned problem.

Both the fact that executables may produce non-deterministic results and the fact that small derivations may grow exponentially in ill-conditioned problems raise concerns about our ability to reproduce and verify our numerical simulations. In the
we rely upon the following two strategies: the first computes of floating-point operations, i.e. assure their correct rounding, during the course of computations. To increase the accuracy of numerical simulations. In Sections 3.1 and 3.2

we present how with the help of so-called long accumulators together with floating-point expansions and error-free transformations we can achieve bitwise reproducibility in our simulations. In the following Section 3.3 we then view the problem from a broader perspective and take computational, numerical and physical considerations into account. We debate the implications of finite machine precision and ill-conditioned problems on the accuracy, convergence, reproducibility, and verification of numerical simulations.

3.1. ExBLAS: Accurate and bitwise reproducible Basic Linear Algebra Subprograms (BLAS)

In this article, we consider the binary64 or double-precision format of the IEEE-754-2008 standard, which requires the basic arithmetic operations (+, −, ×, /, √) to be correctly rounded (rounding-to-nearest) \[23, 34, 49\]. Thanks to the fact that most processors implement this standard, the numerical portability of applications was eased. Due to the finite nature of floating-point computations as well as the non-determinism of parallel executions, we develop an approach to ensure bit-wise reproducibility via ensuring correctly rounded results, whenever possible. The main idea is to keep track of both the result and the errors during the course of computations. To increase the accuracy of floating-point operations, i.e. assure their correct rounding, we rely upon the following two strategies: the first computes the result and recovers the rounding error using so-called error-free transformations (EFT) and stores both result and error in a floating-point expansion (FPE). A FPE is an unevaluated sum of floating-point numbers whose components are ordered in magnitude with minimal overlap to cover a wide range of exponents. Typically, a FPE relies upon the use of the TwoSum EFT \[42\] for the addition and the use of the TwoProd EFT for the multiplication \[51\]. The main advantage of FPEs is that they could be fetched to the registers and reside there during the computation. However, they may not be able to guard every bit of information, which is necessary for correct rounding, for large sums or for floating-point numbers with significant variations in magnitude.

The second strategy projects the finite range of exponents of floating-point numbers into a long vector the so-called long (fixed-point) accumulator. A fixed-point representation stores numbers using an integral part and a fractional part of fixed size, or equivalently a scaled integer. For instance, Kulisch \[44\] proposed to use a 4288-bit long accumulator for the exact dot product of two vectors composed of binary64 numbers; however, such a large long accumulator is designed to cover all the severe cases without overflows in its highest digit. By preserving every bit of information, the long accumulator guarantees to compute the exact result of a large amount of floating-point numbers of arbitrary magnitude. However, when comparing to FPE, the long accumulator has a large memory footprint and requires roughly two times more operations to be performed.

With the aim to derive fast, accurate, and reproducible Basic Linear Algebra Subprograms (BLAS), we construct a multi-level approach for these operations that is tailored for various modern architectures with their complex multi-level memory structures. On one side, we want this approach to be fast to ensure similar performance compared to the non-deterministic parallel versions. On the other side, we want to preserve every bit of information before the final rounding to the desired format to assure correct-rounding and, therefore, reproducibility. To accomplish our goal, we merge together FPE and long accumulators, tune them, and efficiently implement them on various architectures, including conventional CPUs, Nvidia and AMD GPUs, and Intel Xeon Phi co-processors (for details we refer to Reference \[13\]).

We begin with the parallel reduction, which is at the core of many BLAS routines. We build its scalable, accurate, and reproducible version using FPEs with the TwoSum EFT \[42\] and long accumulators. In practice, the latter is so rarely invoked that only little overhead (less than 8 %) results on summing large vectors. The dot product of two vectors is another crucial fundamental BLAS operation. The EXDOT (exact stands for accurate and reproducible) algorithm is based on the previous EXSUM algorithm and the TwoProd EFT \[51\]: we accumulate both the result and the error to FPEs and reduce these FPEs and long accumulators on various levels as in EXSUM. These and other routines – such as matrix-vector product (EXGEMV), triangular solve (EXTRSV), and matrix-matrix multiplication (EXGEMM) – are distributed as the Exact BLAS (ExBLAS) library \[35, 36\]. Thanks to the modular and hierarchical structure of linear algebra algorithms, higher level operations – such as matrix factorizations – can be entirely built on top of the fundamental kernels as those in the BLAS library. In ExBLAS, we follow this principal to construct reproducible LU factorizations with partial pivoting.

3.2. Reproducibility in FEltor

As outlined in Section 2 FEltor builds its algorithms on basic primitive functions, which partly overlap with the BLAS
library. Please find the exact list of functions in the documentation. Our basic assumption is that, if these elementary functions are reproducible, then all algorithms and simulations implemented with them are reproducible. This assumption follows our theoretical and practical studies [37] of the unblocked LU factorization with partial pivoting, which underneath is entirely build upon the BLAS routines. The first step to realize our goal incorporates the correctly rounded and reproducible parallel reduction from the ExBLAS library into Feltor. In this way, we can provide the accurate and reproducible dot product \( \sum_i x_i y_i \). Note that we also provide a function computing the weighted sum \( \sum_i x_i w_i y_i \), where \( w \) represents for example the volume form of our coordinate system. This is important in numerical computations of the scalar product \( \int f_1 f_2 \sqrt{g} \mathrm{d}V \) with functions \( f_1, f_2 \) and volume element \( \sqrt{g} \).

In the second step we make the trivially parallel vector operations like \( y \leftarrow ax + by \) reproducible. Unfortunately, the use of FPEs or long accumulators for these very small summations introduce too much overhead to be practical. Hence, our idea is to just fix the type and order of execution of floating point operations. The results should then be identical for all compilers and platforms that follow the IEEE-754-2008 standard. The problem with this is that for performance reasons, the C++ language standard allows compilers to change the execution order of a given line of code. It even allows merging multiplications and summations with fused multiply add (FMA) instructions. This computes \( a \times x + b \) in a single instruction with only a single rounding operation at the end. Let us consider the ‘naive’ implementation \( y = ax + by \). A compiler might translate this to two multiplications \( t_1 = ax \) and \( t_2 = by \) and a subsequent summation \( y = t_1 + t_2 \); it might generate a single multiplication \( t = by \) with a subsequent FMA \( y = \text{fma}(a, x, t) \), which gives a slightly different result, or it may even compute \( t = ax \) first and then use the FMA \( y = \text{fma}(b, y, t) \).

Our approach to solve this issue is to explicitly instruct the compiler to use FMAs together with relevant compiler flags to prevent the use of value changing optimization techniques (for example \(-ffp-model\) precise for the Intel \(\text{icc}\) compiler). The former is possible through the \texttt{std::fma} instruction added to the C++ language standard. With this combination we avoid non-determinism in the order of operations, reduce the number of rounding errors from three to two, and, therefore, achieve bitwise reproducibility for this operations and even for matrix-vector multiplications \( y \leftarrow \alpha M x + \beta y \). Again, we do not use long accumulators for the summation but only fix the order of execution. However, we need to take special care in our MPI implementation. The computation of boundary points can begin only after all values from other processes were communicated.

The third step towards reproducibility in Feltor is to make the initialization of vectors reproducible. Here, the main problem lies in the use of transcendental functions like \( e^x \), \( \sin(x) \) or \( \cos(x) \). The algorithms for computing these functions differ by compiler and the results subsequently differ if not correctly rounded\(^2\). A practical and portable solution to this problem is an open issue in Feltor.

All in all, Feltor yields reproducible results up to the compiler and the hardware’s capability to compute FMAs. This means that we can reproduce simulation results bit for bit, independently of parallelization, as long as we use the same compiler and the CPU is capable of computing FMAs.

### 3.3. Bitwise reproducibility, accuracy, convergence and verification

We improved Feltor with the reproducible BLAS Level-1 subroutines and can now re-simulate Eqs. 1 and indeed obtain bitwise identical results after each run. Please consult the dataset [58] introduced in Section 4 for details on the exact compiler flags and hardware that we use for our simulations. We show our solution in Fig. 4 where we compare the radial zonal flow structure to the previous implementation. Here, the radial zonal flow structure of the naïve implementation deviates while the zonal flow structures are identical in the new (reproducible) implementation.

Let us summarize the implications of what we have achieved and know up to this point.

**Bitwise reproducibility** We have the possibility to reproduce parallel simulation results bit-to-bit. This is particularly advantageous from a programmatic point of view since alterations in the implementation or future adaptations to other parallel hardware can be rigorously checked and tested.

---

\(^1\)Unfortunately, at the time of this writing the Intel and Microsoft compilers do not properly vectorize code involving \texttt{std::fma}. For the time being our implementation relies on \texttt{icc} and \texttt{mavve} to always translate \( a \times x + b \) into an FMA instruction.

\(^2\)In fact, the difference comes from the transcendental functions implementations in \texttt{libm}. Note that GNU \texttt{libm} ensures correct-rounding of these functions thanks to the GNU Multi Precision Arithmetic library. With \texttt{icc} we had to use a special flag \(-ffp-arch-consistency=true\) to get reproducible results across platforms.
Moreover, independent outside groups and ourselves gain the possibility to re-simulate and confirm the results. This is especially important since we usually refrain from publishing output files due to their impractically large size. Now, we have the possibility to publish the code together with input files and can expect to exactly reproduce presented results.

**Accuracy** It is important to mention that we not only achieved bitwise reproducibility but also increased the accuracy of our implementation, mainly in the scalar product. The latter is for example important in a conjugate gradient method. The problem with the previous naïve summation was the unfavourable cancellation of digits when adding small values to a large sum. Even in a tree summation algorithm the error grows with the size of the array with \( \sqrt{a} \) with \( a \) being the array size. This effectively reduces the machine precision, which is a particular concern for large scale single precision computations. It is expected that the next generation of supercomputers – such as Exascale systems delivering \( 10^{18} \) floating-point operations per second – will be composed of heterogeneous resources like CPUs and accelerators. Obtaining peak performance on these systems will, in all likelihood, require the use of single or mixed-precision simulations.

**Condition** If we evolve the physical model Eqs. [1] over long periods of time, even small (physical) perturbations in the initial state can be amplified by many orders of magnitude. This is a fundamental property of the physical system under consideration. Consequently, this behaviour is also reflected in the numerically discretized system of equations. Recall that (numerical) perturbations are always present in this system. For example, even if the initial state is given by an analytical function its numerical representation is already inexact due to either the discretization error or the finite precision of floating point arithmetic. These (numerical) perturbations then grow over time just as their physical counterparts do.

In conclusion, we have to accept that even with the increased accuracy and reproducibility of our implementation the error\(^3\) in our numerical solution is large after a sufficiently long simulation time. This is because any error stemming either from the numerical discretization or the finite machine precision will be amplified by the system. In particular this means that we cannot obtain convergence of our simulation. Even with infinite machine precision we would need a prohibitively fine grid to find the exact solution. On the other side, the error in a single time-step or small enough time span may still be acceptable and converge with the expected order. For example in Fig. [3] the error from machine precision is still small for times below \( t = 2000 \) say, such that a convergence study is possible in this regime. In this context, we can also expect that as long as we can maintain the machine precision in our implementation (especially for the dot product, as discussed above) using single precision gives the same physical results as does double precision. In memory bandwidth bound problems this can potentially lead to a factor two gain in performance.

Furthermore, we have to reject the notion that our bitwise reproducible solution is any more physically or numerically reasonable than the previous solution, even if the accuracy of elemental operations was increased. We only select one specific solution out of a larger class of solutions equivalent within the limits of the accuracy of the numerical discretization and the machine precision. In fact, we can also physically expect a larger class of end states that are equivalent within small (thermal) fluctuations that are present in the turbulent system described by Eqs. [1].

All of these points raise the question: how and in what sense can we then consider simulation results to be "correct"? The answer to this question depends on what the goal of the simulation effort is. A first step is to identify quantities that are of physical interest. This can for example be the zonal flow structure in Fig. [4] or turbulent spectra. Convergence can then be studied directly in terms of the physical quantities that we are interested in. In many situations, these quantities show convergence even though pointwise convergence of the numerical solution can not be achieved (see, for example, [20]). In addition, we recommend checking that the quantities of interest are insensitive to very small perturbations. This can be done by performing simulations of an ensemble of slightly perturbed initial values. If the quantities of interest have similar values for the entire ensemble, confidence in the corresponding numerical results is increased.

Finally, invariants of the physical model can be used as a consistency check of the numerical method and the corresponding implementation. Also, they help to restrict the range of possible solutions to the system. This, on one hand, means that we should favour physical models that do provide invariants and numerical methods that conserve these invariants. Conservative numerical methods can (often) give us a good physical picture even though the \( L^\infty \) error is large. On the other hand, it is difficult to guarantee correct (physical) behaviour from symmetries of a system alone. For example energy conservation is in general not enough to guarantee physical solutions. As exemplified by the integration of the solar system in [25] Chap. 1, a numerical integrator may be locally converged and conserve energy and still produce a strikingly wrong (both qualitative and quantitative) result after a long time. Ultimately, we will have to accept that if the physical interest is the exact result (for example the precise velocity fluctuations in a turbulence simulation), the possible simulation time span is largely reduced depending on the condition of the system. We note again that this is not an algorithmic or implementation problem. It is rather a consequence of the physical properties of the system that we investigate.

### 4. Performance and runtime prediction

In this Section we present a performance study of the Fyror library. This study includes a second dataset [58] to this
article, which provides the complete raw data in csv format as well as the ipython notebooks used for the data analysis and plot generation. The interested reader is invited to inspect these notebooks in parallel to reading this section for additional information and details.

We begin this section with a discussion of important performance optimization techniques for memory bandwidth bound algorithms. We then shortly describe the hardware, the configuration and the program that we used to generate the performance data. Having measured and discussed the performance of Feltor’s building blocks in Section 4.3 we suggest a performance model that predicts the runtime of any constructed algorithm in Section 4.4. We discuss strong and weak scaling in Section 4.5 and conclude with a critical discussion in Section 4.6.

4.1. Optimization techniques for low-level Feltor routines

As mentioned in Section 2 the Level 1 algorithms implemented in Feltor include basic linear algebra routines that build the dg library code. Besides trivially parallel vector operations like addition or pointwise multiplication, we implemented the scalar product with long accumulators (Section 3) and a sparse matrix-vector multiplication. Optimizing these operations is a key task in order to increase the overall performance of any higher level algorithm or application using Feltor.

Note, that we devised our own sparse block matrix format, which specifically saves storage on redundant blocks and thus potentially fits into small and fast memory caches of the target architecture. It is used for the computation of the simple discontinuous Galerkin derivative in $x$ and $y$ on product spaces (see Reference [21] for more details). Many algorithms, including the Arakawa scheme [21] or the discretization of elliptic problems [12], build on those derivatives. An optimization of the corresponding matrix-vector product will thus greatly contribute to reducing their execution times.

In general, vector additions, sparse-matrix-vector multiplications and scalar products require a similar amount of memory and arithmetic operations. This means that on all modern hardware architectures these routines are memory bound. However, this conclusion assumes an efficient implementation. In particular, it assumes that our code is able to exploit the parallelism present on these architectures in order to saturate the available bandwidth. In addition, to achieve optimal performance, memory has to be read in a sequential (coalesced) manner. This is especially true for the Intel Xeon Phi “Knights Landing” accelerator card (KNL) and GPUs.

The easiest option to optimize a code for a new architecture such as KNL is to recompile it with the proper flags (discussed for KNL further below) and thus get an instantaneous benefit. However, achieving a full and efficient use of a new architecture requires an analysis using available profiling tools and an optimization effort, which is reflected normally in code modifications.

The strategy to optimize a code for a given architecture involves different levels, beginning from the core level to the outer levels of the hardware, since all the optimizations introduced in any level automatically benefits its upper levels.

Most modern processors have so-called vector units that allow it to execute a single instruction on multiple data (SIMD) per cycle. For example, each KNL core has two 512-bit vector units that enable it to compute 16 double precision operations concurrently. The usage of these SIMD (or vector) instructions in a loop is called vectorization.

Most compilers may vectorize loop structures automatically to take advantage of vector units if they are called with the proper options. For the KNL, the intel compiler provides -xMIC-AVX512 to enable AVX-512 vector instruction set, -fma to generate fused multiply-add (FMA) instructions and -align to use aligned load or store vector instructions.

However, the vectorization report generated by the compiler typically shows that not all loops can be vectorized. The compiler only vectorizes when it considers this process a) safe and b) improves the performance. This means that in order to achieve a good performance sometimes we have to help the compiler to vectorize loops initially discarded by it. For example, when the compiler believes that two pointers in a loop may reference a common memory region implying likely data dependencies among iterations the compiler refrains from vectorization. This situation can be solved using the keyword restrict for a pointer argument in a C/ C++-function, which indicates that the pointer argument provides exclusive access to the memory referenced in the function and no other pointer can access it.

Another example is when the compiler does not vectorize a loop because an efficiency heuristics predicts that this vectorization will lead to a worsening of the performance, such as the presence of many unaligned data accesses. This time it can be solved introducing the OpenMP-4 extension #pragma omp simd, which explicitly tells the compiler that it is safe to use SIMD instructions. As an example of its application, the following loop in the code reduced the total number of executed instructions by 86% thanks to enabling SIMD instructions.

```c
#pragma omp parallel for simd
for (unsigned u = 0; u < size; ++u)
    y_ptr[u] = alpha * x_ptr[u] + beta * y_ptr[u];
```

In general we observe that vectorization significantly improves the performance of the scalar product with long accumulators, our sparse matrix-vector multiplication and to a lesser extent also the vector additions.

Continuing with the higher hardware level, a KNL node contains 68 cores, so a good thread scalability is mandatory to take advantage of them. In the case of the sparse-matrix vector multiplication, the previous code contained three consecutive OpenMP parallel regions that were merged into one to give all threads more work reducing idle time and overhead costs, such as thread management and synchronization. Besides, KNL offers hyperthreading, which means that each core supports up to 4 threads, leading to the possibility of using up to 272 threads per KNL node. As hyperthreading may improve performance when memory access latency limits the execution, some performed experiments suggested to run at least 2 threads per core in order to increase the full core usage and so improve performance.
Finally, we observe that making the number of polynomial coefficients a compile time constant (a template parameter) resulted in another significant improvement of runtime in the matrix-vector multiplication. The coefficient fixes the size of the blocks in the sparse matrix format and thus the size of the tight inner loops of the routine is known at compile time which allows the compiler to generate more efficient code. This is a common technique that has been utilized in a range of C++ implementations (see, for example, [24, 88, 19, 18]).

Note that all the optimizations that have been performed for the KNL have a positive effect on the regular CPU performance as well. On GPUs we observe similar performance improvements when we add the restrict keyword to pointer arguments in the corresponding kernels and use template arguments as well. We can avoid warp divergence since if-Clauses are absent in our implementations.

4.2. Configuration

We use the program feltor/inc/dg/cluster_mpib.cu that is contained in [59], together with suitable submit scripts in [58], for generating the performance data. Essentially, we gather the average run times of a variety of primitive functions, the Arakawa algorithm and a conjugate gradient iteration. Let us note here that the results from different architectures are bitwise identical as long as we only compare results from the same compiler (see Section 3). We vary problem sizes and number of compute nodes on a selection of representative hardware architectures, which includes a current consumer grade desktop CPU and GPU, as well as dedicated high performance compute hardware from Intel and Nvidia. Please find a short description of the configuration in Table 1 and more details in the dataset [58]. We refer to the documentation of the dg::Timer class in [59] for details of how we measure the time on the various architectures involved.

4.3. Performance measurements

From the measured runtime $t$ and the array size $S$ we compute the memory bandwidth $b$ of an algorithm or function

$$b = \frac{mS}{t}$$

where $m$ is the number of memory loads and stores. We follow the STREAM conventions in counting memory operations, which means that we separately count each read and each write of a memory location. For example the vector addition $\text{axpby}$, which computes the operation $y \leftarrow ax + \beta y$, counts as $m = 3$ times the vector size since we have to read both $x$ and $y$ and then write into $y$. The dot product $x \cdot y$ counts as $m = 2$ times the vector size.

In Fig. 5 we plot the average bandwidth $b$ for various hardware architectures and problem sizes $S$. We normalize the plot to the number of nodes $n$, $b/n$ and $S/n$, such that each point represents the performance of a single node.

First, we note that in both, Fig. 5(a) and Fig. 5(b) the lightly colored points from multi-node runs lie almost exactly on top of their single-node counterparts. This is especially true for the

![Figure 5: Single node memory bandwidth plot of the trivially parallel vector addition (a) and the exact dot product (b) on various hardware architectures on one node (full saturation color), on two nodes (medium saturation) and on four nodes (low saturation). We normalize to the number of nodes, such that the single node performance becomes visible.](image-url)
P100 and V100 GPUs and the Skylake nodes but is not so well fulfilled for the Xeon Phi. The feature indicates a high weak scaling efficiency of both axpby and dot, which means that the achievable bandwidth of a given node is given solely by the problem size on the node itself.

Next, we note that in Fig. 5a the bandwidth for small to medium sized problems (1MB < \( S/n \) < 10MB) is significantly higher than for large problems (\( S/n > 100MB \)) for all architectures (note that the lowest sized point of the ‘gtx1060’ is hidden beneath a ‘skl’ point). This is especially pronounced for the Skylake architecture. We explain this by the cache level hierarchy. The problem fits entirely into the cache such that its higher speed becomes visible. In fact, the peaks roughly coincide with the relevant cache sizes (see [58] for exact cache hierachy. The problem fits entirely into the cache such that its higher speed becomes visible. In fact, the peaks roughly coincide with the relevant cache sizes (see [58] for exact cache sizes). This feature is absent in Fig. 5b which is most likely due to the high number of 64-bit operations per memory load in the long accumulator scalar product.

For the multi-node architectures we identify a linear regime for small array sizes (\( S/n < 2MB \)) in both Fig. 5a and 5b. Here, the bandwidth increases linearly with the array size, which indicates a size-independent runtime \( T_{lat} \), called the latency. Note that the multi-node results in Fig. 5b indicate an increasing latency for multiple nodes. We explain this by the necessary global communication between nodes due to the reduction, which is absent in the axpby algorithm. On the other hand, for large array sizes (\( S/n > 100MB \)) we identify a regime with constant bandwidth \( B \) in both Fig. 5a and 5b, independent of node number.

We determine \( B \) by taking the average bandwidth of the largest array sizes and estimate an error with the standard deviation. This is in general a very robust method and yields small errors in our experience. The correct determination of the latency \( T_{lat} \) is more involved with the available data. We differentiate between single-node and multi-node latency. As a first approximation we simply identify the minimum average runtime with \( T_{lat} \) and again use the standard deviation as an error estimate. If we now assume that the runtime is given by

\[
T = T_{lat}(n) + \frac{mS}{nB}, \quad (3)
\]

then we can correct the minimum runtime \( t_{min} \) by \(-mS/B\) with the previously measured \( B \) to obtain a better approximation to \( T_{lat} \). However, with the exception of the Knights landing architecture the single-node latencies for axpby are so small that the values become negative. In this case we replace the value by 0. In Table 2 we give numerical values of the bandwidths together with the latencies as well as the peak bandwidth according to the vendors. Within the error the axpby latencies can be neglected altogether except for the Knights Landing architecture.

We note that the GPUs and the Xeon Phi have the highest latencies in the dot algorithm. The high GPU latency is the result of the slow PCIe lanes since the result has to be sent back to the host CPU, which entails communication. As already evident in Figure 5b the latencies on multiple nodes significantly increase for the Xeon Phi and the Skylake architectures. This indicates a long latency of the internode connection. For the P100 and V100 GPUs the latency seems to be dominated by the communication between GPU and host CPU.

Finally, we note that all architectures reach only 75% (p100) to 95% (v100) of their theoretical peak bandwidth in the axpby function. This is in line with previous observations of the STREAM benchmark [13]. We do not know of any practical method to overcome this performance degradation programatically and consider the measured bandwidth \( B^{axpby} \) as the maximum bandwidth any memory bound algorithm can achieve on the given architecture. In this sense, the Skylake architecture reaches almost 100% efficiency for the dot algorithm, followed by the Tesla cards P100 and V100. The GTX 1060 has the lowest efficiency, which is most likely due to the drastic reduction of double precision performance on the gaming GPU (a factor 32 compared to single precision), which is absent in the Tesla GPUs.

For the matrix-vector product we perform the same analysis and show the results In Table 3. There, we present the average bandwidth between a DG derivative in the x-direction and the y-direction, which we call dxdy. Due to our efficient format the matrix itself does not contribute to the memory loads and stores. We count two loads and one store for the \( y \leftarrow aMx + \beta y \) operation (\( m = 3 \)). However, we do differentiate between various polynomial orders, which determines the stencil of the operation. A higher polynomial order increases the registry pressure and thus decrease the efficiency of the implementation. The latency should not be influenced by the polynomial order and we provide the latencies for the \( P = 2 \) case. We observe the highest latencies for the multi-node configurations. Here, the algorithm

<table>
<thead>
<tr>
<th>device description</th>
<th>single-node configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>i5</td>
<td>1 MPI task x 4 OpenMP threads (1 per core)</td>
</tr>
<tr>
<td>skl</td>
<td>2 MPI tasks (1 per socket) x 24 OpenMP</td>
</tr>
<tr>
<td>knl</td>
<td>1 MPI task x 136 OpenMP hyperthreads (2</td>
</tr>
<tr>
<td>gtx1060</td>
<td>1 MPI task per GPU</td>
</tr>
<tr>
<td>p100</td>
<td>1 MPI task per GPU</td>
</tr>
<tr>
<td>v100</td>
<td>1 MPI task per GPU</td>
</tr>
</tbody>
</table>

Table 1: Description of the tested compute nodes: device description and total RAM size as well as the corresponding distribution of MPI tasks and OpenMP threads/GPU contexts. The configuration of multiple nodes scales the number of MPI tasks; for example 4 skl nodes involve 8 MPI tasks each spawning 24 OpenMP threads running on 192 physical cores.
involves communication between neighboring processes. This is particularly unfavourable for the GPUs since these have to communicate via the host CPU across the PCIe lanes.

Concerning the single node bandwidths \(B\) we overall observe the highest values for the Tesla GPUs. It is noteworthy that the GTX 1060 has a very low latency and reaches almost 70% of the bandwidth of the much more expensive Skylake and Xeon Phi nodes.

### 4.4. Performance prediction model

Any one of the primitive subroutines in Level 1 in *Fjelrør* falls into one of the categories ‘trivially parallel’ (\(\text{axpy}\)), ‘nearest neighbor communication’ (\(\text{dxdy}\)) and ‘global communication’ (\(\text{dot}\)). We specifically measured the bandwidths and latencies of the three operations \(\text{axpy}, \text{dxdy}\) and \(\text{dot}\) in Tables 2 and 3. For the following discussion we assume that these values accurately represent the bandwidths and latencies of the whole respective class of functions. In fact, we use these values to predict the runtime of any algorithm that is implemented in terms of Level 1 subroutines. For a given architecture and node number \(n\) we predict a runtime \(t\) depending on the array size \(S\) and the number of polynomial coefficients \(P\)

\[
t(P, S, n) = \sum_{q=1}^{N_q} \sum_{i=0}^{M_q-1} t^q_i(P, S, n) = \sum_{q} \left[ N_q T_{\text{lat}}^q(n) + \frac{M^q S}{nB^q(P)} \right]
\]

with the function type \(q \in \{\text{axpy}, \text{dot}, \text{dxdy}\}\), \(i\) iterates over all occurrences of function type \(q\), \(N_q\) is the total number of occurrences of all functions of type \(q\), \(M^q\) is the total number of memory loads and stores among functions of type \(q\), \(B^q(P)\) is the single node memory bandwidth of function type \(q\) and \(T_{\text{lat}}^q(n)\) is the latency depending on the number of nodes used. In Eqs. (5) and (6) we defined the average latency and weighted average single node bandwidth, where \(N := \sum_q N_q\) and \(M := \sum_q M^q\). The values for \(B^q(P)\) and \(T_{\text{lat}}^q(n)\) are in Table 2 and 3. We present an average over a conjugate gradient iteration and the Arakawa algorithm in Table 4. These two algorithms represent a typical mixture of primitive functions used in a Fjelrør simulation project. In fact, we get a first approximation of the runtime of any algorithm by counting the total number of function calls \(N\) and using Eq. (4). Table 4 and \(M/N = 3.3\).

In Fig. 6, we compare the result of the prediction in Eq. (4) with the measured runtime for the Arakawa algorithm and one \(\epsilon\) iteration. The plots depict the relative error of the prediction. If a point lies below 1, the execution was faster than predicted.
Table 4: Average single node bandwidths $B$ for various polynomial coefficients $P$ as well as average single-node and multi-node latencies according to Eq. (4). We use Table 2 and 3, $(N^{axpby}, N^{dxdy}, N^{ffi}) = (9, 2, 12)$ and $(M^{axpby}, M^{dxdy}, M^{ffi}) = (36, 4, 36)$, $N = 23$, $M = 76$ and a ratio of $M/N = 3.30$. This corresponds to the average between a conjugate gradient iteration and the Arakawa algorithm.

<table>
<thead>
<tr>
<th>P</th>
<th>$B_{P=2}$ [GB/s]</th>
<th>$B_{P=3}$ [GB/s]</th>
<th>$B_{P=4}$ [GB/s]</th>
<th>$B_{P=5}$ [GB/s]</th>
<th>$T_{lat}(1)$ [µs]</th>
<th>$T_{lat}(4)$ [µs]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1/3</td>
<td>26 ± 02</td>
<td>27 ± 02</td>
<td>26 ± 01</td>
<td>23 ± 02</td>
<td>01 ± 01</td>
<td>n/a</td>
</tr>
<tr>
<td>1/2</td>
<td>116 ± 01</td>
<td>108 ± 01</td>
<td>94 ± 09</td>
<td>85 ± 12</td>
<td>09 ± 01</td>
<td>n/a</td>
</tr>
<tr>
<td>3/4</td>
<td>194 ± 20</td>
<td>183 ± 09</td>
<td>153 ± 15</td>
<td>147 ± 07</td>
<td>14 ± 02</td>
<td>19 ± 02</td>
</tr>
<tr>
<td>1</td>
<td>281 ± 13</td>
<td>232 ± 24</td>
<td>188 ± 20</td>
<td>160 ± 18</td>
<td>13 ± 01</td>
<td>42 ± 02</td>
</tr>
<tr>
<td>4/3</td>
<td>377 ± 02</td>
<td>333 ± 04</td>
<td>297 ± 02</td>
<td>259 ± 17</td>
<td>06 ± 01</td>
<td>39 ± 01</td>
</tr>
<tr>
<td>2</td>
<td>808 ± 09</td>
<td>763 ± 11</td>
<td>727 ± 10</td>
<td>653 ± 35</td>
<td>06 ± 01</td>
<td>39 ± 01</td>
</tr>
</tbody>
</table>

Especially for large array sizes $S/n > 30$ MB our prediction is accurate for all architectures. We note in both Fig. 8 and Fig. 9 that the measured runtime for the Xeon Phi card on multiple nodes for sizes $S/n < 20$ MB is systematically over-estimated. On the other side the Skylake architecture and the Intel i5 CPU for array sizes $S/n < 30$ MB run up to a factor 2 faster than predicted. We explain this by the very fast execution of the trivially parallel part of the algorithms in the fast cache as is evident in Fig. 5a. This effect is not included in our parallel model. On the other hand, the measured run times $T_{meas}$ for the Tesla GPUs and our desktop system are remarkably well predicted by our model and with only few exceptions lie within an interval $(3/4)T_{pred} < T_{meas} < (4/3)T_{pred}$, with $T_{pred}$ given by Eq. (4).

4.5. Strong and weak scaling

Equation (4) enables us to discuss the strong and weak scaling of an arbitrary algorithm. The strong scaling of a problem with total array size $S$, polynomial coefficients $P$ and number of nodes $n$ is defined as

$$
\varepsilon(P, S, n) := \frac{T(P, S, n)}{nT(P, S/n)} = \frac{T_{lat}(1) + (M/N)(S/B(P))}{nT_{lat}(n) + (M/N)(S/B(P))}
$$

The weak scaling efficiency relates run times with equal array size per node $s = S/n$ as

$$
\gamma(P, s, n) := \frac{T(P, s, 1)}{T(P, n, s)} = \frac{T_{lat}(1) + (M/N)(s/B(P))}{T_{lat}(n) + (M/N)(s/B(P))}
$$

We immediately see that the efficiency $\varepsilon$ tends to 0 for large number of nodes $n$, while the explicit $n$ dependency in $\gamma$ vanishes. The only remaining dependence on $n$ is in the latency $T_{lat}(n)$. We argue that the dependence on $n$ should vanish in the latencies for axpby, since there is no communication at all. For the dxdy algorithm the latencies should also become independent of $n$ for large $n$ since communication happens only between nearest neighbors. Only for the dot product the latency should increase with $n$ due to the global communication.

Both the strong and the weak scaling tend to unity if $s = S/n \gg (N/M)T_{lat}(n)B(P)$. The value of the product

$$
(S/n)_{\text{min}} \approx 0.3T_{lat}(n)B(P)
$$

is the minimum size per node for a Feltor simulation with a scaling efficiency of at least 50% (both $\varepsilon$ and $\gamma$ are > 0.5 for

Figure 6: Comparison of predicted runtime Eq. (4) to measured time for the Arakawa algorithm (a) and a single conjugate gradient (cg) iteration (b). The plot highlights the deviation from the predicted time. Points below 1 mean faster execution than predicted.
$S/n > (S/n)_{\text{min}}$. For the values presented in Table 4 the minimum array size per node typically lies between 1 and 10MB.

Note that for fixed latencies the scaling efficiencies $\epsilon$ and $\gamma$ are low if the bandwidth is high and vice versa if the bandwidth is low. This is ironical since the runtime $t$ is low if the bandwidth is high as evident in Eq. (4). A high scaling efficiency is thus not necessarily an indicator for an efficient implementation just as a low scaling efficiency not necessarily points to inefficient code.

4.6. Discussion

From Eq. (4) it is clear that the runtime $t$ is low if the average latency $T_{\text{lat}}$ is low and the bandwidth $B$ is high. On the other side, performance can also be gained by reducing the number of function calls $N$, or the number of memory operations $M$. Apparently, the fastest possible implementation is to implement the whole algorithm in a single function, with $N = 1$ and a minimum number of memory operations $M_{\text{min}}$. For example, our currentarakawa implementation has $M = 34$ and $N = 9$, which compares unfavourably to a possible $N_{\text{min}} = 1$ and $M_{\text{min}} = 4$. The drawback of implementing and optimizing every algorithm or equation separately is the increased maintenance and performance tuning cost. Furthermore, this approach would not be easily extensible or modifiable and violates our design goals presented in Section 2. Still, we estimate the performance we loose due to the FELTOR design between a factor 2 and 5 depending on the algorithm at hand. In an effort to mitigate the problem we introduced new primitive functions with increased workload, for example the vector operation $z \leftarrow \alpha x_1 y_1 + \beta x_2 y_2 + y_3$, where $x_1 y_1$ is a point-wise multiplication. We currently also explore template parameter packs in the C++11 standard as a promising candidate to increase the workload of Level 1 functions in FELTOR.

5. Discussion and Conclusion

With Table 4 and Eq. (4) in Section 4 we have a powerful tool to judge the performance of various hardware architectures available to us. We are able to estimate the runtime of a FELTOR simulation for given problem size, hardware and node count. Furthermore, with Eq. (4) we have an easy to use estimate of the minimum array size per compute node for an acceptable scaling efficiency. From a user perspective this estimate and the possibility to predict runtimes are certainly valuable features since available resources can be used more effectively and the performance of future hardware can be estimated from its theoretical bandwidth.

Let us here discuss performance also in the light of the simulations we eventually want to carry out. In fact, an increase/decrease in performance of the implementation may lead to an only marginal improvement/deterioration of the numerical simulations itself. Consider for example a three dimensional problem and an available runtime $T$ (set by cluster policies, allocated resources or simply personal preferences). Accounting for the reduced/increased time step due to the CFL condition a factor 2 increase/decrease in performance leads to only a factor $2^{1/4} \approx 1.19$ increase/decrease in the number of grid points per dimension. This justifies our design goals laid out in Section 2. We do strive for performance but when faced with possible trade-off scenarios we put equal value on other goals as well.

Of course, the choice of the physical model and the numerical methods employed ultimately set the limit of what an implementation can achieve in terms of performance. In discontinuous Galerkin methods the order of the method is a free parameter. In Section 4 we argue that a higher order method executes slower than a lower order method with the same number of degrees of freedom due to the increased stencil. At the same time, the high order method may also require less points overall to achieve the same resolution as the lower order method. The minimum requirements of what a simulation has to resolve is eventually given by the spatial and temporal scales in the physical dynamics.

Another consideration is the question of when a simulation is “converged”. As we argue in Section 2 this question can be difficult to answer. Algorithmically and programatically we do achieve accurate and bitwise reproducible results. We do so by ensuring deterministic execution of elementary subroutines like the dot product, which serve as building blocks for our parallel algorithms. However, in ill-conditioned problems only reduced physical quantities of interest, ensemble simulations or invariants may be able to indicate correct simulation results. Point-wise convergence is possible only for reduced simulation times.

We hope that this discussion provides the reader with the tools necessary to justify an appropriate setup for a numerical simulation and although this article was primarily written with FELTOR in mind we think that our arguments hold for any similar simulation framework as well.

Acknowledgements

We thank Harald Servat, from the Intel Corporation, for the help provided in optimizing FELTOR on the Intel Xeon Phi "Knights landing" and Skylake architectures. We thank Siegfried Höfinger from the Technical University of Vienna for mediating the contact to NVIDIA Corporation. We gratefully acknowledge the support of NVIDIA PSG Cluster with the donation of the Tesla P100 and V100 GPUs used for this research.

The research leading to these results has received funding from the European Union’s Horizon 2020 research and innovation programme under the Marie Skłodowska-Curie grant agreement no. 713683 (COFUNDfellowsDTU). This work has been carried out within the framework of the EUROfusion Consortium and has received funding from the Euratom research and training programme 2014-2018 under grant agreement No 633053. The views and opinions expressed herein do not necessarily reflect those of the European Commission.

References


