Analysis and Design of a Resonant Power Converter with Wide Input Voltage Range for AC/DC Applications

Spliid, Frederik Monrad; Ammar, Ahmed Morsi; Knott, Arnold

Published in:
IEEE Journal of Emerging and Selected Topics in Power Electronics

Link to article, DOI:
10.1109/JESTPE.2019.2963266

Publication date:
2020

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
Analysis and Design of a Resonant Power Converter with Wide Input Voltage Range for AC/DC Applications

Frederik M. Spliid, Student Member, IEEE, Ahmed M. Ammar, Student Member, IEEE, and Arnold Knott

Abstract—Resonant converter topologies have the ability to eliminate switching losses through zero-voltage switching, making them well-suited for switching operation in the MHz frequency range. However, these types of converters are traditionally very sensitive to changes in input voltage and power level, making them unsuitable as power factor correcting AC-DC converters. This paper presents a thorough analysis of the operation of a class DE converter in order to derive a set of conditions, under which it can achieve constant input impedance over a wide input voltage range (60-325 V DC) with constant output voltage (450 V DC) and thus be operated as a PFC converter, while maintaining zero voltage switching across the full range. The operation is experimentally verified under DC-DC operation for different power levels at a series of input voltages within the specified range. The implemented prototype achieves conversion efficiencies of up to 94% and handles up to 105 W of power at switching frequencies of 2 MHz and above, while achieving constant input impedance over the full input voltage range, enabling its use as a power factor correcting converter.

Index Terms—AC-DC power conversion, power factor correction, resonant converters, zero voltage switching, wide-bandgap semiconductors

I. INTRODUCTION

The recent years have seen many advances in the field of power converters operating at switching frequencies in the high frequency (HF, 3-30 MHz), or very high frequency (VHF, 30-300 MHz) ranges [1]–[4]. By the use of resonant converter topologies [5], the converter switching losses are mostly eliminated, allowing converters to be operated at much higher frequencies than previously feasible, greatly reducing the size and cost of passive energy storage components [6], [7]. Popular resonant converter topologies include the Class E [8], [9], Class DE [10], [11] and Class $\Phi_2$ converters [12]. Through the use of self-oscillating passive gate drivers [13], the need for active gate drivers is eliminated, enabling power converters operating in the range of 30 MHz [14], [15] or even 100 MHz [16]. With the emergence of wide bandgap technologies such as Gallium Nitride (GaN) transistors, this development is further enabled by the improved figures of merit of new switching devices [17], [18], and previous publications have demonstrated active-driven GaN-based switch-mode converters operating at switching frequencies of 10 MHz [19] and even 100 MHz [20].

While resonant converter topologies have enabled increased switching frequencies compared to traditional hard-switched topologies, their control is complicated. Through their ability to operate with zero-voltage switching (ZVS), they can achieve high efficiency under the right operating conditions, but they are very sensitive to changes in loading conditions [21], [22]. As the diode-based rectifiers used in resonant converter topologies are inherently non-linear in their input impedance, this means that these topologies are very sensitive to changes in voltage and power levels, giving them a low dynamic range and making them a less obvious choice for AC/DC applications as power factor correctional (PFC) converters.

Methods compensating for these non-linearities in order to achieve zero-voltage switching over a wider voltage range has previously been described for the class E converter [23]–[26] and LLC converters [27]. Other work describing soft-switching PFC converters with resonant and non-resonant converter topologies include [28]–[34]. In order to function as a PFC converter, a converter must draw an input current proportional to its instantaneous input voltage - meaning that the input impedance of the converter must emulate a constant resistor, $R_{in}$, over a desired voltage range and that the input power must be defined by (1) in this range.

$$P_{in} = \frac{V_{in}^2}{R_{in}} \quad (1)$$

This paper presents a thorough analysis of the operation of a class DE converter, in order to derive a set of conditions required for the converter to achieve constant input impedance.

![Fig. 1: The presented converter as part of 2-stage AC/DC power supply]
Fig. 2: Input power vs. input voltage for three different impedance levels.

and zero voltage switching over a desired voltage range. This enables the class DE converter to be used as a PFC converter in a system as the one shown in fig. 1. Through careful control of frequency and duty cycle, it is shown that it is possible to use the topology as a PFC converter without the need for any additional components. Open-loop DC-DC operation is demonstrated for a series of operating points with varying input voltage and power levels. The specifications of the lab prototype is shown in table I and the relation between input voltage and power for three different values of input resistance is shown in fig. 2.

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>$V_{in}$</td>
<td>60 V - 325 V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>$V_o$</td>
<td>450 V DC</td>
</tr>
<tr>
<td>Input resistance</td>
<td>$R_{in}$</td>
<td>1000 - 10,000 Ω</td>
</tr>
</tbody>
</table>

TABLE I: Prototype specifications.

II. TOPOLOGY ANALYSIS

The converter is designed as a class DE resonant converter consisting of a class DE inverter [10], [11] and a class DE rectifier [10], [35] connected through a series resonant tank as shown in fig. 3. Compared to other resonant converter topologies, the class DE converter has the benefits of lower voltage stresses on the semiconductor devices, and that it incorporates only a single magnetic component. As magnetic components are often bulky, this allows for a more compact design. The primary disadvantage of the topology is the floating high-side switch on the inverter side, which complicates the driving of the switches.

By performing a thorough mathematical analysis of the ideal converter operation, the conditions that must be met for the converter to function in the desired voltage and power range are determined. By first analyzing the operation of inverter and rectifier separately, the conditions can be determined by assuming conservation of power.

Both circuits have been analyzed in detail in previous literature [11], [36]. However, as the intended converter application in this work is power factor correction, the following analysis will be more focused on quantities related to this application, with most operational parameters being referred to the input voltage and resistance, rather than output power. Furthermore, this analysis sacrifices the traditional requirement of zero-\(\frac{dv}{dt}\) switching in the inverter in exchange for the option to achieve constant input resistance over a wide input range.

A. Inverter analysis

The mathematical analysis starts with the inverter circuit, in order to determine its required load impedance, which is later needed for impedance matching of the rectifier.

The class DE inverter (fig. 4) consists of a transistor half-bridge with shunt capacitors across the transistors. During analysis the two switches are assumed to be driven with an equal duty cycle, $D_i$, and 180 degrees of phase shift between them while the inverter output current is a pure sine wave at the switching frequency. Traditionally the inverter is designed for the resonant current to be in phase with the driving signal for the high-side switch in order to achieve zero-\(\frac{dv}{dt}\) switching. However, this design introduces a phase lag, $\phi$, in order to give an additional degree of freedom. Throughout analysis, the parameter $C_s$ is introduced as an expression for the total capacitance on the switch node, i.e. the sum of capacitors $C_{Q1}$ and $C_{Q2}$, where $I_m$ is the resonant current amplitude and $\omega_{sw}$ is the switching frequency in radians per second.

The inverter has four states of operation as described in table II: one conducting state for each switch (states 1 and 3) and two charge/discharge states for the shunt capacitors (states 2 and 4), in order to achieve zero voltage switching.

<table>
<thead>
<tr>
<th>State</th>
<th>Conducting switch</th>
<th>$i_{Q1}$</th>
<th>$i_{C2} - i_{C1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Q1</td>
<td>$I_m \cdot \sin(\omega_{sw}t - \phi)$</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>-</td>
<td>0</td>
<td>$-I_m \cdot \sin(\omega_{sw}t - \phi)$</td>
</tr>
<tr>
<td>3</td>
<td>Q2</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td>0</td>
<td>$-I_m \cdot \sin(\omega_{sw}t - \phi)$</td>
</tr>
</tbody>
</table>

TABLE II: Operating states of class DE inverter.
The DC input current of the inverter, $I_{in}$, is found by calculating the average current drawn from the input voltage source, $V_{in}$, over a full switching cycle. In steady state operation, the average current through capacitors $C_{in}$ and $C_{Q1}$ will be zero, and the DC input current will be equal to the average value of the current in the high side switch, $Q1$. An expression for the DC input current, $I_{in}$, is found by calculating the average value of $i_{Q1}$ over a full switching cycle. As this switch is only conducting in state 1, the switch current only needs to be integrated over this state.

$$I_{in} = \frac{1}{T_{sw}} \int_{0}^{T_{sw}} i_{Q1} dt$$

$$I_{in} = \frac{I_{m}}{2\pi} \int_{0}^{T_{sw}} \sin(\omega_{sw}t - \varphi) dt \leftrightarrow$$

$$I_{in} = \frac{I_{m}}{2\pi} \cdot (\cos(\varphi) - \cos(2\pi D_{1} - \varphi))$$

(3)

The voltage at the switch node, $V_s$, is equal to either the input voltage or zero when switches $Q1$ and $Q2$ are turned on in states 1 and 3, respectively. During the dead-time in states 2 and 4, the resonant current charges and discharges the voltage across capacitors $C_1$ and $C_2$.

$$V_s(t) = \begin{cases} 
V_{in} - \frac{I_{m}}{C_s} \int_{0}^{t} \sin(\omega_{sw}t - \varphi) dt & \text{in state 1} \\
V_{m} - \frac{I_{m}}{C_s} \int_{0}^{t} \sin(\omega_{sw}t - \varphi) dt & \text{in state 2} \\
0 & \text{in state 3} \\
- \frac{I_{m}}{C_s} \int_{0}^{t} \sin(\omega_{sw}t - \varphi) dt & \text{in state 4} 
\end{cases}$$

(4)

An expression for the input voltage is found by determining the state 4 value of $V_s$ at time $t = T_{sw}$. Assuming ZVS, the value at this time should be equal to $V_{in}$:

$$V_{in} = V_s(T_{sw}) = \frac{I_{m}}{\omega_{sw}C_s} \cdot (\cos(\varphi) + \cos(2\pi D_1 - \varphi))$$

(5)

Combining (4) and (5) gives a simpler expression for the switch node voltage.

$$V_s(t) = \begin{cases} 
V_{in} \cdot \cos(\omega_{sw}t - \varphi) + \cos(\varphi) & \text{in state 1} \\
V_{m} \cdot \cos(\omega_{sw}t - \varphi) + \cos(2\pi D_1 - \varphi) & \text{in state 2} \\
0 & \text{in state 3} \\
V_{m} \cdot \cos(\omega_{sw}t - \varphi) + \cos(2\pi D_1 - \varphi) & \text{in state 4} 
\end{cases}$$

(6)

Fig. 5 shows normalised waveforms for $V_s$, $i_r$ (resonant current) and $i_{Q1}$. Combining and rewriting (3) and (5) gives expressions that can be used to find $\varphi$ and $D_1$ for a given set of parameters:

$$\cos(\varphi) = \frac{\pi f_{sw} C_s V_{in} + \pi I_{in}}{I_m}$$

$$\cos(2\pi D_1 - \varphi) = \frac{\pi f_{sw} C_s V_{in} - \pi I_{in}}{I_m}$$

(7) (8)

Lastly, the required impedance at the inverter output is determined, in order to achieve the desired resonant current amplitude and phase. This is done through a first harmonic analysis of the switch-node voltage $V_s(t)$, which is considered in two parts - an active part in phase with the resonant current, labelled $V_{s,R}$, and a reactive part leading the resonant current by 90 degrees, labelled $V_{s,X}$. The active and reactive components of the switch-node voltage (6) are determined from Fourier analysis:

$$V_{s,R} = \frac{2}{T_{sw}} \int_{0}^{T_{sw}} V_s(t) \cdot \sin(\omega_{sw} t - \varphi) dt$$

$$= \frac{V_{in}}{\pi} \cdot (\cos(\varphi) - \cos(2\pi D_1 - \varphi))$$

(9)

$$V_{s,X} = \frac{2}{T_{sw}} \int_{0}^{T_{sw}} V_s(t) \cdot \cos(\omega_{sw} t - \varphi) dt$$

$$= \frac{V_{in}}{2\pi} \cdot \left( K_1 + K_2 + \pi - 2\pi D_1 \right)$$

(10)

where the expressions $K_1$ and $K_2$ are functions of $\varphi$ and $D_1$:

$$K_1 = \sin(\varphi) \cdot \cos(\varphi)$$

$$K_2 = \sin(2\pi D_1 - \varphi) \cdot \cos(2\pi D_1 - \varphi)$$

(12) (13)

The required active and reactive load impedances, $R_{inv}$ and $X_{inv}$ respectively, are calculated by dividing the voltage components by the resonant current amplitude $I_m$. Through (3), the impedances can be expressed in terms of input voltage and current, as well as $\varphi$ and $D_1$.

$$R_{inv} = \frac{V_{s,R}}{I_m} = \frac{V_{in}}{2\pi^2 I_m} \cdot (\cos(\varphi) - \cos(2\pi D_1 - \varphi))^2$$

$$X_{inv} = \frac{V_{s,X}}{I_m} = \frac{V_{in}}{4 \cdot \pi^2} \cdot \left( K_1 + K_2 + \pi - 2\pi D_1 \right) \cdot K_3$$

(14) (15)

where the expressions $K_3$ is a function of $\varphi$ and $D_1$:

$$K_3 = \frac{\cos(\varphi) - \cos(2\pi D_1 - \varphi)}{\cos(\varphi) + \cos(2\pi D_1 - \varphi)}$$

(16)
B. Rectifier analysis

A similar analysis is applied to the class DE rectifier. The class DE rectifier (fig. 6) consists of a diode half bridge with shunt capacitors connected across the diodes. The shunt capacitors include any parasitic capacitance of the diodes, as well as any externally added capacitance. By assuming a constant output voltage and a purely sinusoidal input current, the rectifier can be analysed with equal diode conduction duty cycles, denoted $D_r$. The sinusoidal input current source represents an ideal resonant inverter, and is replaced by a class DE inverter in the full converter.

Previous work [36] has analyzed the topology in detail with its output power described as functions of input current amplitude and diode duty cycle, but in this case it is more desirable to calculate the required current amplitude as a function of power and switching frequency, as the primary quantity of interest for PFC applications is the input current, or input impedance, of the full converter.

The input current $i_r$ is a perfect sine wave with amplitude $I_m$, $i_r = I_m \cdot \sin(\omega_{sw}t)$, and the rectifier operation can be divided into 4 different states, as shown in table III. Each diode conducts for a duty cycle $D_r$, while the shunt capacitors charge and discharge in the remaining time. As the net average current through the shunt capacitors over a switching cycle is zero, any charge carried to the output is flowing through the diode $D2$.

Fig. 7 shows waveforms for input current and voltage, as well as the current through the high-side diode, $D2$. The amplitude of the resonant current, $I_m$ can be expressed as a function of output voltage, output current, switching frequency and the sum of the two shunt capacitors, denoted $C_r$, by looking at the charge transfer for the positive half cycle of the resonant current, states A and B.

In state A, before the diode $D2$ starts conducting, the resonant current transfers the amount of charge needed to raise the voltage $v_r$ to the level of the output voltage $V_o$. The shunt capacitors store this charge during diode conduction in state B.

$$\int_{0}^{T_{sw} \left(\frac{1}{2} - D_r\right)} I_m \cdot \sin(\omega_{sw} t) dt = C_r \cdot V_o \quad (17)$$

In state B, the diode $D2$ is conducting and the resonant current transfers an amount of charge to the rectifier output. This charge is equal to the average output current multiplied by the switching period, $T_{sw}$.

$$\int_{T_{sw} \left(\frac{1}{2} - D_r\right)}^{T_{sw} \left(\frac{1}{2}\right)} I_m \cdot \sin(\omega_{sw} t) dt = I_o \cdot T_{sw} = 2 \cdot \pi \cdot I_o \over \omega_{sw} \quad (18)$$

Combining (17) and (18), an expression for the required resonant current amplitude as a function of $V_o$, $I_o$, $C_r$ and the switching frequency is obtained:

$$\int_{0}^{T_{sw} \left(\frac{1}{2}\right)} I_m \cdot \sin(\omega_{sw} t) dt = 2 \cdot I_m \over \omega_{sw} \Leftrightarrow \quad (19)$$

$$\frac{2 \cdot I_m}{\omega_{sw}} = C_r \cdot V_o + 2 \cdot \pi \cdot I_o \over \omega_{sw} \Leftrightarrow \quad (20)$$

$$I_m = \pi \cdot f_{sw} \cdot C_r \cdot V_o + \pi \cdot I_o \quad (21)$$

At the switching frequency, the input impedance of the rectifier resembles an RC-series circuit, with resistance $R_{rect}$ and capacitance $C_{rect}$ depending on the output power.

The equivalent input resistance of the rectifier for a given output current can be determined from (21) by assuming 100% efficiency.

$$R_{rect} \cdot \frac{I_o^2}{2} = I_o \cdot V_o \Leftrightarrow \quad (22)$$

$$R_{rect} = \frac{2 \cdot I_o \cdot V_o}{I_m^2} = \frac{2 \cdot I_o \cdot V_o}{(\pi \cdot f_{sw} \cdot C_r \cdot V_o + \pi \cdot I_o)^2} \quad (23)$$

The equivalent input capacitance can be determined using fourier analysis, and a general expression dependent on the diode duty cycle was derived in [36].

$$C_{rect} = \frac{\pi \cdot C_r}{\pi \cdot (1 - 2D_r) + K_r} \quad (24)$$

<table>
<thead>
<tr>
<th>State</th>
<th>Conducting diode</th>
<th>$i_{D2}$</th>
<th>$i_{C1} + i_{C2}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>-</td>
<td>0</td>
<td>$i_r$</td>
</tr>
<tr>
<td>B</td>
<td>D2</td>
<td>$i_r$</td>
<td>0</td>
</tr>
<tr>
<td>C</td>
<td>-</td>
<td>0</td>
<td>$i_r$</td>
</tr>
<tr>
<td>D</td>
<td>D1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

TABLE III: Operating states of class DE rectifier.
Where \( K_r \) is a function of diode duty cycle:

\[
K_r = \sin(2\pi D_r) \cdot \cos(2\pi D_r) \tag{25}
\]

The duty cycle is described as a function of the other parameters by re-evaluating (17) and combining with (21):

\[
\int_{0}^{T_{sw}} \sin(\omega_{sw} t) \, dt = \frac{C_r \cdot V_o}{I_{in}} = \frac{1 + \cos(2\pi D_r)}{\omega_{sw}} \iff D_r = \frac{1}{2\pi} \cos^{-1} \left( \frac{f_{sw} \cdot C_r \cdot V_o - I_o}{f_{sw} \cdot C_r \cdot V_o + I_o} \right) \tag{26}
\]

Equations (23), (24) and (27) express the equivalent input resistance and capacitance of the class DE rectifier for any combination of \( V_o, I_o, C_r \) and \( f_{sw} \).

### C. Full converter

The class DE rectifier is connected to the output of the class DE inverter through a series resonant tank, sized to meet the reactance requirement of the inverter.

With the two circuits connected, the current sources in fig. 4 and 6 are replaced by the other half-circuit and the resonant tank, with the inverter output current being equal to the rectifier input current.

By inserting (21) into (7), an expression for the phase angle, \( \varphi \), can be written:

\[
\cos(\varphi) = \frac{\pi f_{sw} C_s V_{in} + \pi I_{in}}{\pi f_{sw} C_s V_o + I_o} \tag{28}
\]

For the topology to function as a PFC converter, it must achieve a constant input impedance \( R_{in} \) over the full input voltage range, in order to ensure a proportional relationship between the input voltage and current. The input current can be expressed in terms of input voltage and resistance:

\[
I_{in} = \frac{V_{in}}{R_{in}} \tag{29}
\]

Since the resonant topology has negligible switching losses, considering ZVS operation, the losses in the converter are assumed to be dominated by the losses in the resonant tank. With an efficiency \( \eta_{res} \) in the resonant circuit, the output current can be expressed as:

\[
I_o = \eta_{res} \cdot \frac{V_{in} I_{in}}{V_o} = \eta_{res} \cdot \frac{V_{in}^2}{V_o \cdot R_{in}} \tag{30}
\]

Where \( \eta_{res} \) is determined by the ratio of the rectifier input resistance and the equivalent series resistance (ESR) of the resonant tank:

\[
\eta_{res} = \frac{R_{rect}}{R_{rect} + ESR} \tag{31}
\]

The ESR of the resonant tank includes ESR of the resonant capacitor as well as winding and core losses in the resonant inductor.

Equation (28) can now be rewritten.

\[
\cos(\varphi) = \frac{f_{sw} C_s R_{in} V_{in} V_o + V_{in} V_o}{f_{sw} C_{r} R_{in} V_o^2 + \eta_{res} \cdot V_{in}^2} \tag{32}
\]

In order for \( \varphi \) to be a real number, it is required that \( \cos(\varphi) \leq 1 \). By rearranging (32), a constraint for the converter operation can be written:

\[
f_{sw} \cdot R_{in} \geq \frac{V_{in} V_o - \eta_{res} \cdot V_{in}^2}{V_o \cdot (C_r V_o - C_s V_{in})} \tag{33}
\]

For a given set of voltages and capacitances this gives a minimum achievable input resistance for a specific switching frequency. An increase in \( \eta_{res} \) will reduce the minimum input resistance.

Equations (21), (29) and (30) are inserted into (8) in order to determine the inverter duty cycle:

\[
\cos(2\pi D_i - \varphi) = \frac{f_{sw} C_r R_{in} V_{in} V_o - V_{in} V_o}{f_{sw} C_r R_{in} V_o^2 + \eta_{res} \cdot V_{in}^2} \tag{34}
\]

Combining (32) and (34) makes it possible to reduce (16).

\[
K^3 = \frac{1}{f_{sw} C_s R_{in}} \tag{35}
\]

Inserting (35) and (29) into (15) gives a simpler expression for the required load reactance seen from the inverter side.

\[
X_{inv} = \frac{1}{4 \cdot \pi^2 \cdot f_{sw} C_s} \cdot (K_1 + K_2 + \pi - 2\pi D_i) \tag{36}
\]

Expressions for the current phase angle, \( \varphi \), and inverter duty cycle, \( D_i \), are derived from (32) and (34).

\[
\varphi = \cos^{-1} \left( \frac{f_{sw} C_s R_{in} V_{in} V_o + V_{in} V_o}{f_{sw} C_r R_{in} V_o^2 + \eta_{res} \cdot V_{in}^2} \right) \tag{37}
\]

\[
D_i = \left( \cos^{-1} \left( \frac{f_{sw} C_s R_{in} V_{in} V_o - V_{in} V_o}{f_{sw} C_r R_{in} V_o^2 + \eta_{res} \cdot V_{in}^2} \right) \right) + \varphi \cdot \frac{1}{2\pi} \tag{38}
\]

The expression for the rectifier diode duty cycle (27) can be rewritten using (30)

\[
D_r = \frac{1}{2\pi} \cdot \cos^{-1} \left( \frac{f_{sw} C_r R_{in} V_o^2 - \eta_{res} \cdot V_{in}^2}{f_{sw} C_r R_{in} V_o^2 + \eta_{res} \cdot V_{in}^2} \right) \tag{39}
\]

The reactance of the resonant tank needs to cancel out the reactance of the rectifier input capacitance found in (24) and provide the required load reactance for the inverter as found in (36). For any set of input- and output voltages, input resistance, node capacitances, switching frequency and resonant tank efficiency, a required reactance can be calculated.

\[
X_{tank} = X_{inv} + \frac{1}{\omega_{sw} \cdot C_{rect}} \iff \frac{K_1 + K_2}{4\pi^2 f_{sw} C_s} + \frac{K_r + \pi \cdot (1 - 2D_r)}{2\pi^2 f_{sw} C_r} \tag{40}
\]

The inverter and rectifier circuits of the class DE converter are connected through a series resonant tank consisting of an inductor, \( L_{tank} \), and a capacitor \( C_{tank} \). In order to achieve zero-voltage switching and constant input resistance, the switching frequency and duty cycle of the class DE inverter must be controlled in order to achieve a match between the required reactance determined by (41) and the reactance of the resonant tank:

\[
\omega_{sw} \cdot L_{tank} - \frac{1}{\omega_{sw} \cdot C_{tank}} = X_{tank} \tag{42}
\]


III. CALCULATION OF OPERATING POINT

Due to the highly nonlinear nature of (42), generic, symbolic solutions are difficult to calculate. Instead, numerical solutions are found for a specific application, based on the specifications in table I. A Class DE converter is designed to meet the specs and a series of operating points are calculated.

A. Semiconductors

The first step is to select suitable switches and diodes for the two half-bridges in the converter. For the switches in the inverter half bridge, the devices must have a voltage rating higher than the peak input voltage, 325 V, and a current rating higher than the peak input current of converter. The peak input current is found at the maximum input voltage and lowest input resistance, \( I_{in,\text{max}} = \frac{325 \text{ V}}{100 \Omega} = 325 \text{ mA} \). Furthermore, it is desirable to select devices with low parasitic shunt capacitance, in order to allow for fast switching of the inverter bridge.

For these reasons, the selected switches are the GS66502B GaNFETs from GaN Systems [37]. With voltage and current ratings of 650 V and 7.5 A respectively, these devices satisfy the requirements, with a parasitic shunt capacitance, \( C_{oss} \), in the range of tens of pF. In order to estimate the time-related effective shunt capacitance of the devices, a simulation is performed in LTSpice, using the testbench shown in fig. 8. A current source is connected to the device under test in parallel with an ideal diode connected to a voltage source with the desired test voltage. Once the voltage across the switch is charged to the level of the bias voltage, the diode will start conducting the full input current. The time when this occurs is denoted \( t_{\text{charge}} \). By knowing the charging time, the bias voltage and the test current, the effective capacitance is calculated using (43).

\[
C_Q = \frac{t_{\text{charge}} \cdot I_{\text{test}}}{V_{\text{test}}}
\]

For the selected switch, the effective capacitance for charging from 0-325 V is found to be 54 pF. For lower voltage levels this value will be higher due to nonlinearities in the device capacitance, and this is taken into account for lower input voltages.

A graph of the time-related effective value of \( C_s \) vs. input voltage, using two GS66502B GaNFETs is shown in fig. 9. It is seen that the effective value of \( C_s \) is varying by a factor of two over the range of operation.

For the rectifier bridge, the chosen diodes are GB01SLT06 from GeneSiC Semiconductor [38]. These devices are rated for 650 V and 2.5 A, making them suitable for the design.

B. Shunt capacitors

Rearranging (33) gives a minimum value of the rectifier shunt capacitance, \( C_r \), based on the choice of inverter switches. This minimum value depends on the switching frequency, input voltage and efficiency of the converter, and the choice of capacitance affects the solution space of (42). As a starting point, the minimum capacitance is calculated at the peak input power (peak input voltage and minimum input resistance) and a switching frequency of 2 MHz, as this has previously been found to be the optimum frequency in terms of magnetic components sizes [39]. For this calculation the resonant tank efficiency, \( \eta_{\text{res}} \), is assumed to be 95 % under the specified conditions. If the efficiency turns out to be lower than this, the switching frequency might have to be increased slightly to compensate.

\[
C_r \geq \frac{V_{in}V_o - \eta_{\text{res}} \cdot V_{in}^2}{f_{sw}R_{in}V_o^2} + C_s \frac{V_{in}}{V_o} \iff (44)
\]
\[ C_r \geq \frac{325 \text{ V} \cdot 450 \text{ V} - 0.95 \cdot (325 \text{ V})^2}{2 \text{ MHz} \cdot 1 \text{ k} \Omega \cdot (450 \text{ V})^2} + 108 \text{ pF} \cdot \frac{325 \text{ V}}{450 \text{ V}} \]

\[ = 191 \text{ pF} \]

Since the combined parasitic capacitance of the two diodes is only 42 pF, it is evident that external capacitance is required for the converter to function under these conditions. For this reason, a external shunt capacitor, \( C_{r,ext} \), of 150 pF is added, bringing the total size of \( C_r \) to 192 pF.

Decoupling capacitors are placed at the inverter input and rectifier output in order to filter out the residuals at the switching frequency.

### C. Resonant tank

Knowing the capacitances \( C_a \) and \( C_r \), the required resonant tank reactance, \( X_{\text{tank}} \), can be plotted as a function of the input voltage and switching frequency, as shown in Fig. 10.

The resonant tank needs to be able to meet the reactance requirement at any input voltage by only adjusting the switching frequency. In order to choose a size for the resonant inductor, the input resistance of the rectifier is calculated at peak power an 2 MHz. This is done using (23) and (30):

\[ R_{\text{rect}} = \frac{2\eta_{\text{res}}V_0^2V_{\text{in}}^2R_{\text{in}}}{(\pi f_{\text{sw}} C r_{\text{in}} V_0^2 + \pi \eta_{\text{res}} V_{\text{in}}^2)^2} = 130 \text{ } \Omega \]

(46)

According to [5], the resonant current can be assumed to have a sinusoidal shape when the loaded quality factor of the resonant tank relative to the rectifier input resistance is larger than 2.5. In this converter, the inductor is chosen to be approximately 50 percent larger than this, in order to have higher harmonic suppression in the resonant tank and make the comparison between the theory and measurements easier.

\[ L_{\text{tank}} = 1.5 \cdot 2.5 \cdot \frac{R_{\text{rect}}}{\omega_{\text{sw}}} = 2.5 \cdot 1.5 \cdot \frac{130 \text{ } \Omega}{2\pi \cdot 2 \text{ MHz}} = 39 \text{ } \mu\text{H} \]

(47)

Based on this inductor, the resonant tank capacitor is sized to meet the reactance requirement for all input voltages. In Fig. 11 the calculated reactance requirement from (41) is plotted for a series of different input voltages over a wide frequency range. It is seen that the 40 \( \mu\text{H} \) inductor in series with a 340 pF capacitor is able to meet the reactance requirement for all input levels.

![Fig. 10: Required resonant tank reactance vs. \( V_{\text{in}} \) and \( f_{\text{sw}} \)](image)

Fig. 11: Calculated values for required resonant tank reactance vs. reactance of the selected resonant tank.

Once again assuming a switching frequency of 2 MHz and a resonant tank efficiency of 95 %, the inductor current amplitude at the peak input voltage is calculated by combining (21) and (30).

\[ I_{m,\text{max}} = \pi \cdot 2 \text{ MHz} \cdot 192 \text{ pF} \cdot 450 \text{ V} + \frac{0.95 \cdot \pi \cdot (325 \text{ V})^2}{1 \text{ k} \Omega \cdot 450 \text{ V}} \]

\[ = 1.24 \text{ A} \]

Based on the same parameters, the peak AC voltage across the resonant capacitor is calculated:

\[ V_{C_{\text{tank,max}}} = I_{m,\text{max}} \cdot \frac{1}{\omega_{\text{sw}} \cdot C_{\text{tank}}} \]

\[ = \frac{1.24 \text{ A}}{2 \cdot \pi \cdot 2 \text{ MHz} \cdot 340 \text{ pF}} = 290 \text{ V} \]

In addition to this, the capacitor needs to store a DC voltage of up to \( V_o \), resulting in a maximum voltage of around 740 V. A 40 \( \mu\text{H} \) inductor with an equivalent large-signal AC series resistance of 6 \( \Omega \) at 2 MHz is wound using a 40 \( \times \) 50 \( \mu\text{m} \) copper litz-wire and an EFD 15/8/5 core made of Ferroxcube 3F46 material. Based on this ESR, and the rectifier input resistance calculated in (46), the expected \( \eta_{\text{res}} \) at peak power is calculated from (31).

\[ \eta_{\text{res}} = \frac{130 \text{ } \Omega}{130 \text{ } \Omega + 6 \text{ } \Omega} = 95.6 \% \]

(50)

This value is seen to be close to the assumed value of 95 %. Fig. 12 shows the circuit diagram for power stage of the implemented converter, and table IV shows a list of the selected components.
For the chosen resonant tank, the required switching frequencies and duty cycles within the input voltage range are calculated for a number of different input resistances. The calculated operating points are shown in fig. 13. It should be noted that these operating points assume a resonant tank efficiency, \( \eta_{\text{res}} \), of 95%, which might not be the case under all conditions. Due to this, and any non-linearities in the resonant tank, the operating points of a physical converter will need fine-tuning in order to achieve the desired input impedance.

![Fig. 13: Calculated switching frequency and duty cycle vs. input voltage](image)

**TABLE IV: Selected components for the prototype.**

<table>
<thead>
<tr>
<th>Component</th>
<th>Model / Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q1, Q2</td>
<td>GaN Systems GS66502B</td>
</tr>
<tr>
<td>D1, D2</td>
<td>GeneSiC GB01SLT06</td>
</tr>
<tr>
<td>( C_{in} )</td>
<td>50 nF</td>
</tr>
<tr>
<td>( C_{tank} )</td>
<td>340 pF</td>
</tr>
<tr>
<td>( C_o )</td>
<td>25 nF</td>
</tr>
<tr>
<td>( C_{r,ext} )</td>
<td>150 pF</td>
</tr>
<tr>
<td>( L_{tank} )</td>
<td>40 ( \mu )H</td>
</tr>
</tbody>
</table>

IV. EXPERIMENTAL VERIFICATION

A converter prototype is built (fig. 14) and tested in the laboratory. Converter operation is verified at a number of different input voltages for input resistances of 1, 5 and 10 k\( \Omega \). Across the measurements, the converter output is connected to a constant voltage load of 450 V representing a large DC bus capacitor. Gate signals for the inverter switches are generated externally by a Rigol DG1062 signal generator and fed through a set of Si8610 digital isolators from silicon labs and a set of UCC27611 gate drivers from Texas Instruments. The current, voltage and power at the converter input and output is measured using a N4L PPA 5530 Precision Power Analyzer, and the input impedance of the converter is calculated from these values.

A schematic of the experimental setup including test points is shown in fig. 15.

Starting from the calculated values, the switching frequency is tuned in order to achieve the desired input impedance. A comparison between the calculated switching frequencies and the ones used in the measurements is shown in fig. 16. Three sets of measured waveforms are shown in fig. 17. The measurements are performed at \( V_{in} = 325 \) V for 3 different input impedances. As the impedance level increase, the resonant current is seen to drop in amplitude and increase in frequency while the duty cycle of the rectifier diodes are reduced.

1Resonant inductor is mounted on the bottom side of the circuit board.

![Fig. 14: Converter prototype with marked subcircuits. Gate driver (red), input filter (white), inverter (black), rectifier (green) and resonant tank](image)

![Fig. 15: Diagram of the measurement setup.](image)
Fig. 16: Comparison of calculated (lines) and experimental (dots) switching frequencies for different input impedances.

The measured input impedances relative to the ideal values are shown in fig. 18, and is seen to be within 2 percent deviation of the target values.

From the measured values of the input impedance, an input current waveform is extrapolated for a European mains AC input voltage (fig. 19), assuming a diode rectifier bridge is placed at the converter input and that a control loop sets the switching frequency to the values used in the measurements, with the converter being operational when the input voltage exceeds 60 V. Using an adaptive dead-time control technique [40], the duty cycle can be adjusted accordingly such that zero-voltage switching is ensured along the line cycle. From the waveforms in fig. 19, the input current THD and power factor of the converter can be calculated for the different impedance levels. The calculated values are shown in table V. The calculated values assume an ideal input filter, which completely filters out the switching frequency and its higher harmonics while providing no attenuation or phase shift at lower frequencies. A practical filter would introduce a small phase shift in the input current and reduce the power factor of the converter, so such a filter should be designed to ensure that the power factor requirement of the converter is met.

<table>
<thead>
<tr>
<th>$R_{in, target}$</th>
<th>THD</th>
<th>Power factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 kΩ</td>
<td>5.25 %</td>
<td>99.9 %</td>
</tr>
<tr>
<td>5 kΩ</td>
<td>5.2 %</td>
<td>99.9 %</td>
</tr>
<tr>
<td>10 kΩ</td>
<td>5.22 %</td>
<td>99.9 %</td>
</tr>
</tbody>
</table>

TABLE V: Extracted THD and Power factor values.

The efficiency of the prototype at different load levels and input voltages is measured using the power analyzer connected to the converter input and output terminals (see fig. 15).

The efficiency is defined as $\eta = \frac{P_{out}}{P_{in}}$, and the measured values are shown in fig. 20. The converter is seen to achieve efficiencies of up to 94 percent at the peak output power.
With conversion efficiencies reaching as high as 94%, the converter is expected to achieve a THD as low as 2%. Based on extrapolation from measured values, the converter is expected to achieve a THD as low as 5.2% and a power factor of 0.999 before the input filter for European mains AC input.

**V. CONCLUSION**

Through mathematical analysis, a set of conditions has been derived for a class DE resonant converter to be operated with a constant input impedance over a wide input voltage range, enabling its use in power factor correction applications. A constructed prototype is tested at various input voltages between 60 and 325 V for input resistances of 1, 5 and 10 kΩ, with measured input impedances within a few percent of the desired values.

With conversion efficiencies reaching as high as 94%, the prototype is able to convert more than 100 W of power in DC/DC operation without the need for bulky heatsinks. If implemented as an AC/DC converter with a microcontroller generating the gate-signals, the converter can function as a PFC converter with zero voltage switching and small passive components. Based on extrapolation from measured values, the converter is expected to achieve a THD as low as 5.2% and a power factor of 0.999 before the input filter for European mains AC input.

**REFERENCES**


