A Hybrid Compensation Scheme for the Gate Drive Delay in CLLC Converters

Chen, Huan; Sun, Kai; Chong, Hongsheng; Zhang, Zhe; Zhou, You; Mu, Shujun

Published in:
IEEE Journal of Emerging and Selected Topics in Power Electronics

Link to article, DOI:
10.1109/jestpe.2020.2969893

Publication date:
2020

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
A Hybrid Compensation Scheme for the Gate Drive Delay in CLLC Converters

Huan Chen, Student Member, IEEE, Kai Sun, Senior Member, IEEE, Hongsheng Chong, Student Member, IEEE, Zhe Zhang, Senior Member, IEEE, You Zhou, Shujun Mu

Abstract—The CLLC converter is often used as an isolated linker between high and low voltage buses where the CLLC converter operates under the open-loop condition at resonant frequency. In such applications, CLLC converters are able to achieve high efficiency usually due to superior performance of soft switching. However, we found that the operating process of a CLLC converter under open-loop control at the resonant frequency will significantly change by the non-ideal parameters of the semiconductor switches and gate driver circuits. These impacts on the converter operation were investigated and defined as the gate drive delay. We present a comprehensive steady-state analysis for the CLLC converter that considers the gate drive delay including its operating process, mathematical model, power loss, and voltage ripple. In some cases, the gate drive delay changes the operating process of the CLLC converter. As a result, the soft switching condition changes or even loses, large circulating current exists on the secondary side, output voltage ripples become larger and so that the efficiency decreases dramatically. Therefore, a hybrid compensation scheme, consisting of an offline design procedure and an online close-loop control algorithm, is proposed to minimize resonant frequency variation due to the gate drive delay. Both the correctness of the steady-state analysis and effectiveness of the proposed hybrid compensation scheme are verified by experiment. Using the proposed compensation scheme can reduce the output voltage ripple to 1/3 of the original value and increase the efficiency of more than 10% within the whole load range.

Keywords—CLLC converter; Gate drive delay; Hybrid compensation scheme

I. INTRODUCTION

CLLC converters, as the high-efficiency high-power-density isolated bidirectional topology, have gained the attention of researchers and engineers in recent years and been widely used in uninterrupted power supply systems, dc distribution systems, vehicle-to-grid systems, more electric aircraft and reversible solid oxide fuel cell systems [1]-[8]. CLLC converters are regarded as a promising topology to bidirectional power transmission due to their excellent soft-switching characteristics [1], [2].

Traditionally, the CLLC topology is used to build general isolated bidirectional dc-dc converters (IBDC), providing both high efficiency isolated power transmission and voltage regulation. Researches in this area have mainly concentrated on parameter design, control strategy, transformer design, and topology improvement. Design considerations for the resonant tank have been discussed in [2]. Some researchers proposed a detailed 2-step procedure to design a CLLC resonant tank from a pre-designed CLLLC resonant tank [3]. A PWM control strategy was proposed to obtain a high voltage gain [9]. The phase shift control was used and analyzed for CLLC converters [10]. Control strategies combining frequency modulation and phase-shifting control were proposed to improve dynamic performance and reduce reactive power [11], [12]. A sliding mode control loop design for CLLC converters that can improve converter dynamics and achieve tight output voltage regulation was proposed [13]. Synchronous rectification methods were proposed to increase power conversation efficiency [14]-[16]. The optimal design of the conventional litz-wired transformer, planner transformer, and medium-voltage-level transformer for CLLC converters were discussed in [17]-[19]. In [20], the cancellation concept was adopted in the winding design of the planner transformer to reduce the common mode noise caused by the inter-winding capacitance. Moreover, the improved CLLC topologies to reduce the voltage ripple, narrow the frequency range, and increase efficiency were proposed in [21]-[24].

Instead of using a CLLC converter as a general IBDC, another research and application trend is to use a CLLC converter as an isolated high efficiency linker between high and low voltage dc buses, where the voltage regulation is not needed and the converter runs under open-loop control at the resonant frequency. The CLLC converter was integrated into an isolated bidirectional ac-dc converter to improve the efficiency of a dc distribution system [25]. Using a CLLC converter as a bidirectional resonant dc transformer for a hybrid ac/dc microgrid was also proposed [7]. The CLLC converter can replace the conventional bulky transformer for bus voltage matching and galvanic isolation, reducing the weight and space needed. A new multi-port bidirectional topology was proposed for the reversible solid oxide fuel cell system [8]. A multi-port CLLC converter with a shared high frequency ac bus was used to provide a fixed step-down ratio. A novel 2-stage topology for a 6.6-kW on-board charger was proposed, where the CLLC converter served as the dc/dc stage [26], [27]. This proposed topology has a 37-W/in³ power density and above 96% efficiency over the entire voltage range. Several parameter design methods were proposed for the CLLC-Type dc transformer to prevent the dispersion of resonant parameters, select the suitable switching frequency, and minimize the power loss [28]-[30].

Basically, researchers agree that a CLLC converter can achieve high efficiency naturally if it operates under the resonant frequency because of its superior performance of soft switching. However, in the above-mentioned applications, the operating process of the converter will be influenced by the non-ideal parameters of the semiconductor switches and gate
driver circuits, so that its performance suffers.

For the analysis of the CLLC converter operation, the switches used are normally assumed as ideal [1], [2]. “Ideal switches” mean that once the rising or falling edge of the PWM signals from the controller are sent, the switches can turn on or turn off instantly. For a CLLC converter under open-loop control, it means the primary and secondary switches turn on and turn off at the same time. However, in an actual prototype, propagation delays commonly exist in the driver circuit. In addition, parasitic parameters and the inherent characteristics of the semiconductor switches also influence the specific moment when switches turn on or turn off. Moreover, in practical applications, a CLLC converter is usually designed to have a high step up/down ratio. As a result, the selection of the switches and driver circuit designs for the primary and secondary sides are different, which may result in different turn-on or turn-off moments on the primary and secondary sides, even if the PWM signals are the same. Therefore, the influence of different turn-on/turn-off moments between the primary and secondary sides must be taken into account, but the related research on this topic is very limited.

In this paper, the influences of the non-ideal factors of switches and gate driver circuits are evaluated and defined as the gate drive delay. A comprehensive steady-state analysis for a CLLC converter considering gate drive delay is presented, including the operating process, mathematical model, power loss, and voltage ripple. A hybrid compensation scheme, consisting of an offline design procedure and an online close-loop control algorithm, is also proposed to minimize the negative influences of the gate drive delay. The correctness of the steady-state analysis and effectiveness of the proposed hybrid compensation scheme were verified by experiments.

This paper is organized as follows. After this introduction, in Section II, a strict definition of the gate drive delay is given and an equivalent description is proposed to simplify the following analysis. In Section III, a comprehensive steady-state analysis is proposed. The influences of the different types of gate drive delays are clarified and modeled mathematically. In Section IV, a hybrid compensation scheme is proposed and analyzed. In Section V, the experimental results are provided to verify the proposed analysis and compensation scheme. Finally, the conclusion is given in Section VI.

II. GATE DRIVE DELAY AND ITS EQUIVALENT DESCRIPTION

A. Actual turn-on and turn-off moments of switches considering non-ideal factors

Non-ideal factors in this paper mainly refer to the following.
1) Propagation delays of the driver circuit,
2) Gate resistance,
3) Input capacitance of the switches, and
4) Turn-on and turn-off delay times of the switches.

The digital isolators and driver ICs are the major source of propagation so that they determine the total propagation delay of the driver circuit. The overall effects due to the propagation delay from the digital isolator and driver integrated circuit (IC) can be summed up and modeled as the driver delay time $t_{d,\text{driver}}$. Therefore, the gate-source voltage $V_{gs}$ will lag behind the PWM signal by $t_{d,\text{driver}}$ shown in Fig. 1.

![Fig. 1. Waveforms of the gate-source voltage considering the propagation delay.](image1.png)

Actually, $V_{gs}$ will not change to a high level immediately because of the existence of the input capacitance. The waveform of $V_{gs}$ during the switching transient is a $RC$ charging or discharging waveform determined by the time constant $\tau = R_g C_{iss}$, where $R_g$ and $C_{iss}$ represent the gate resistance and input capacitance, respectively, as illustrated in Fig. 2(a). In practice, the effects of the driver delay and input capacitors are combined. As a result, the actual $V_{gs}$ waveform is shown in Fig. 2(b).

![Fig. 2. Waveforms of the gate-source voltage considering the (a) input capacitance, and (b) propagation delay and input capacitance.](image2.png)

The turn-on and turn-off transient process of power devices (such as power MOSFETs) is mainly determined by the gate threshold voltage $V_{gs,th}$, turn-on delay time $t_{d,on}$, rising time $t_r$, turn-off delay time $t_{d,off}$, and falling time $t_f$. For simplicity, we describe the turn-on and turn-off transient process as follows: when $V_{gs}$ increases to $V_{gs,th}$, after $t_{d,\text{on,ail}} = t_{d,on} + t_r$, the power device turns on; when $V_{gs}$ decreases to $V_{gs,th}$, after $t_{d,\text{off,ail}} = t_{d,off} + t_f$, the power device turns off.

The time intervals that $V_{gs}$ increases from 0 to $V_{gs,th}$ and decreases from high level to $V_{gs,th}$ are $t_{\text{inc}}$ and $t_{\text{dec}}$, respectively. Taking the rising moment of the PWM signal as $t = 0$, the turn-on moment can be calculated as:
$$ t_{\text{on}} = t_{d,\text{driver}} + t_{\text{inc}} + t_{d,\text{on,ail}}. \quad (1) $$

Similarly, the turn-off moment is:
$$ t_{\text{off}} = t_{d,\text{driver}} + t_{\text{dec}} + t_{d,\text{off,ail}}. \quad (2) $$

The gray shadow in Fig. 3 shows the actual on-state interval of the switches. $D_{on}$ is on-state duty cycle, and it can be calculated as:
$$ D_{on} = D + \frac{t_{\text{off}} - t_{\text{on}}}{T}, \quad (3) $$

where $D$ and $T$ are the duty cycle and switching period of the PWM signal, respectively.

![Fig. 3. Actual turn-on and turn-off moments of the switches considering the non-ideal factors.](image3.png)
B. Definition of the gate drive delay and proposed equivalent description

The gate drive delay in this paper is used to describe the on-state difference of the switches between the primary and secondary sides. The gate drive delay is related to three parameters:

1) \( D_1 \), the duty cycle of the primary side switches;
2) \( D_2 \), the duty cycle of the secondary side switches; and
3) \( \theta \), the turn-on moment difference between the primary and secondary switches.

\( \theta \) is positive when the turn-on moment of the primary side is earlier and vice versa. \( \theta \) can be expressed as

\[
\theta = \frac{t_{on,secondary} - t_{on,primary}}{T},
\]

where \( t_{on,secondary} \) and \( t_{on,primary} \) are turn-on moments of primary and secondary side respectively.

In [1], [2], the non-ideal factors were ignored, so that

\[
\theta = 0, D_1 = D_2.
\]

If the non-ideal factors of the primary and secondary side circuits are designed to match and (5) is satisfied, the previous analysis given in [1], [2] can also be applied to CLLC converters. However, in many cases, the non-ideal factors do not match well; therefore (5) cannot hold anymore.

The definition of a gate drive delay effect is as follows: A gate drive delay effect occurs in a circuit if (5) is not satisfied.

According to the potential values of \( \theta, D_1, \) and \( D_2 \), there are 4 types of gate drive delays, which are denoted as Type A, Type B, Type C, and Type D, and illustrated in Fig. 4. \( S_{primary} \) and \( S_{secondary} \) are equivalent PWM signals of primary and secondary side.

![Fig. 4. Four types of gate drive delays and their equivalent descriptions.](image)

To simplify the analysis, an equivalent description method for the gate drive delay is proposed as follows. \( \theta, D_1, \) and \( D_2 \) are determined by non-ideal factors; they are uncertain, but they are constant once a prototype is built. As a result, we can still adopt the idea of “ideal switches,” but make some changes to the PWM signal, which can also guarantee an exact description of the actual working condition of the converter. Take Type A as an example: if we assume the switches are ideal, then the duty cycle of the primary and secondary PWM signal \( S_{primary} \) and \( S_{secondary} \) should be changes to \( D_1 \) and \( D_2 \), respectively, and \( S_{primary} \) should lead to \( S_{secondary} \) by \( \theta \). Other types of gate drive delays are similar to Type A.

Furthermore, for the PWM signals \( S_{primary} \) and \( S_{secondary} \), there are four basic cases, which are illustrated in Fig. 5. Case 1 and Case 2 are related to the rising edge of the PWM signals. In Case 1, the rising edge of \( S_{primary} \) lags that of \( S_{secondary} \). In Case 2, the rising edge of \( S_{primary} \) leads that of \( S_{secondary} \). On the other hand, Case 3 and Case 4 are related to the falling edge of the PWM signal. In Case 3, the falling edge of \( S_{primary} \) lags that of \( S_{secondary} \). In Case 4, the falling edge of \( S_{primary} \) leads that of \( S_{secondary} \).

Therefore, we can find the relationship between Types A to D and Cases 1 to 4, accordingly:

1) Type A consists of Case 2 and Case 3,
2) Type B consists of Case 1 and Case 3,
3) Type C consists of Case 2 and Case 4, and
4) Type D consists of Case 1 and Case 4.

So far, we have established an equivalent description method based on the “ideal switches” for the gate drive delay and decomposed the different types of gate drive delay into four basic cases, which form the basis of the following steady-state analysis.

III. STEADY-STATE ANALYSIS FOR THE CLLC CONVERTER CONSIDERING THE GATE DRIVE DELAY

A. Pre-descriptions and assumptions for steady-state analysis

Fig. 6 shows the topology of the CLLC converter. \( S_1 \) to \( S_4 \) are the primary side switches and \( S_5 \) to \( S_8 \) are the secondary side switches. The positive directions of the voltage and current used in the steady-state analysis are also given and the transformer turns ratio is \( n \) and \( n > 1 \).

![Fig. 6. Topology of the CLLC converter.](image)

In this section, the discussion of the steady-state analysis mainly focuses on the proposed four basic cases since the gate drive delay is just a combination of those cases. For ease of exposition, we define the condition without the gate drive delay as the “Normal Case”. Its PWM signal is illustrated in Fig.7, and the corresponding steady-state waveforms are illustrated in Fig. 9(a).
The following assumptions were made for the steady-state analysis:

1) All switches are “ideal switches.”

2) The range of \( u_{CR2} \) can be omitted compared to \( u_{CD} \), so that \( u_{LM} \) is nearly clamped by \( u_{CD} \) and \( l_{LM} \) is a triangular wave current, where \( u_{CR2} \) and \( u_{LM} \) are the voltage across \( C_{R2} \) and \( L_{M} \) respectively.

3) The converter is operating at the resonant frequency.

Note that the assumption that all switches are “ideal switches” is not contradictory with the gate drive delay because the influence of non-ideal factors has already been integrated into the four basic cases.

![Primary side circuit](image)

**Primary side**

- \( S_{2,3} \)
- \( S_{1,4} \)
- \( S_{2,3} \)
- \( S_{1,4} \)

![Secondary side circuit](image)

**Secondary side**

- \( S_{6,7} \)
- \( S_{5,8} \)
- \( S_{6,7} \)
- \( S_{5,8} \)

**Fig. 7. PWM signals of the Normal Case.**

**Fig. 8. Equivalent circuits for (a) Normal Case, Case 1, Case 2, and Case 3**

**B. Operating process of the CLLC converter under the four basic cases**

We only explain the half cycle with positive \( u_{CD} \), since the other half cycle is symmetrical. The equivalent circuit for the Normal Case is shown in Fig. 8(a). The operating process under the Normal Case was analyzed in detail in the literature [1], [2]. Here, we mainly focus on Cases 1 to 4.

As illustrated in Fig. 9 (a), for Case 1, the rising edges of the PWM signals of the primary side lag behind those of the secondary side by \( \Delta t_1 \). If we suppose the steady-state waveforms are the same as those of the Normal Case during \( \Delta t_1 \), then the primary-side current will be negative, so the body diodes of \( S_3 \) and \( S_4 \) will conduct and \( u_{AB} \) will be positive. However, \( u_{CD} \) will also be positive since the secondary-side PWM signals are the same as those in the Normal Case. As a result, the equivalent circuit in Case 1 remains unchanged. Consequently, the steady-state waveforms remain unchanged, too.

For Case 2, the PWM signals of the primary side are the same as those of the Normal Case but lead those of the secondary side by \( \Delta t_2 \). Similarly, if we suppose the steady-state waveforms remain unchanged, then the body diodes of \( S_2 \) and \( S_5 \) will conduct and \( u_{CD} \) will be positive during \( \Delta t_2 \). As a result, the equivalent circuit in Case 2 is the same as that in the Normal Case, and the steady-state waveforms remain unchanged.

For Case 3, by adopting the same analysis method as above, we can know that the steady-state waveforms remain unchanged, too.

Fig. 9 (a) shows that the falling edges of the PWM signals of the primary side lead those of the secondary side by \( \Delta t_3 \) in Case 4. Assuming the steady-state waveforms remain unchanged.
\[
\begin{align*}
    i_p(\phi) &= P_1 \cos\phi - P_2 \sin\phi + k_1 P_4 \sin(k_1 \phi) + P_3 \cos(k_1 \phi) \\
    i_s(\phi) &= -P_1 \cos\phi + P_2 \sin\phi + k_1 P_4 \sin(k_1 \phi) + P_3 \cos(k_1 \phi) \\
    u_{cr1}(\phi) &= P_4 \sin\phi + P_2 \cos\phi - P_4 \cos(k_1 \phi) + \frac{P_3}{k_1} \sin(k_1 \phi) + \frac{1}{M} \\
    u_{cr2}(\phi) &= P_4 \sin\phi + P_2 \cos\phi + P_4 \cos(k_1 \phi) - \frac{P_3}{k_1} \sin(k_1 \phi) - 1
\end{align*}
\]

(6)

during \(\Delta t_4\), then the primary-side current would be positive, so that the body diodes of \(S_2\) and \(S_3\) conduct and \(u_{AB}\) is negative. \(u_{CD}\) remains positive since the secondary-side PWM signals are the same as those of the Normal Case. The polarity of \(u_{AB}\) changes and accordingly the equivalent circuit also changes, as shown in Fig. 8(b).

During \(\Delta t_4\), the voltage excitation of the resonant tank changes from \(-U_{in}-U_{out}\) to \(-U_{in}+U_{out}\). As a result, the operating process of the Normal Case no longer holds in Case 4. Since \(u_{AB}\) is negative while \(u_{CD}\) is positive, the primary side current \(i_p\) would decrease rapidly. \(u_{LM}\) is clamped by \(u_{CD}\), which remains unchanged so that \(i_{LM}\) continues to increase. The steady-state waveforms of Case 4 are illustrated in Fig. 9 (b), and they consist of four stages.

Stage 1 \([t_0 \ t_1]\): Both H-bridges of the primary and secondary sides are in dead time, so the body diodes of \(S_1, S_4, S_5, \) and \(S_8\) conduct, and the voltages across these switches are 0.

Stage 2 \([t_1 \ t_2]\): At the time \(t_1, S_1, S_4, S_5, \) and \(S_8\) turn on under zero voltage switching (ZVS). From \(t_1\) to \(t_2\), \(u_{AB}\) equals to \(U_{in}\), and \(u_{CD}\) equals to \(U_{out}\). The operating process of the converter is similar to that of the Normal Case. The condition of \(i_p > i_{LM}\) is satisfied, the polarity of secondary-side current \(i_s\) is negative, and the power transfers from the primary side to the secondary side.

Stage 3 \([t_2 \ t_3]\): At the time \(t_2, S_1, S_4, S_5,\) and \(S_8\) turn off, and \(u_{AB}\) changes to \(-U_{in}\), \(i_p\) decreases rapidly while \(i_{LM}\) increases. Since \(i_s\) is still larger than \(i_{LM}\), the secondary-side current \(i_s\) is negative, and the power transfers from the primary side to the secondary side.

Stage 4 \([t_3 \ t_4]\): At the time \(t_3, i_p\) equals to \(i_{LM}\). The trends of \(i_p\) and \(i_{LM}\) are the same as those of Stage 2. During the time period of \(\Delta t' = t_4 - t_3\), \(i_{LM}\) is smaller than \(i_{LM}\), so \(i_s\) is positive. The power transfers from the secondary side to the primary side.

Two things are worth noting: one is that \(\Delta t'\) is not always shorter than \(\Delta t_4\), since it is possible that \(i_{LM}\) decreases to \(i_{LM}\) first, and \(u_{CD}\) changes to \(-U_{in}\) later. Whether \(\Delta t'\) is smaller than \(\Delta t_4\) or not depends on the value of \(\Delta t_4\); the other is that, if \(\Delta t_4\) is so long that the value of \(i_p\) is too close to 0 or the polarity of \(i_p\) changes at \(t_1\) and \(t_4\), the output capacitors of the primary switches may not be fully charged. As a result, the primary switches may operate under the hard switching condition.

In summary, the main features of steady-state waveforms for Case 4 are the following.

1) The primary switches operate under ZVS or hard switching, depending on the length of \(\Delta t_4\).

2) The secondary switches operate under the ZVS condition instead of the ZCS (zero current switching) condition.

3) The secondary current \(i_s\) has a large circulating component.

C. Mathematical models of the four basic cases

In order to give a more comprehensive analysis of the gate drive delay, mathematical models for the proposed basic cases are needed. There are three quantitative analysis methods for the CLLC topology. First is the harmonic approximation (HFA) method [2], [14], which is the most widely used. The extended harmonic approximation (EHA) method [15] is an improved version of the FHA. However, both the FHA and EHA methods are in frequency domain. They are convenient for analyzing the gain characteristics, but are imprecise for the analysis of steady-state waveforms. An analysis method in time domain was proposed in [31], which is useful for the analysis of steady-state waveforms. This method is employed and further developed in this paper to analyze Cases 1 to 4.

We define the base value for the voltage, current, and impedance as follows:

\[
x_{base} = \left[\frac{L_{r1}}{\sqrt{L_{r1}}}, \frac{L_{r2}}{\sqrt{C_{r2}}}\right], \quad u_{base} = U_{out}, \quad i_{base} = \frac{u_{base}}{z_{base}}.
\]

(7)

The CLLC converter resonant tank is actually a 4th-order circuit. By solving its state equations, we can obtain the time domain expressions in per-unit form of the selected state variables \((i_{LM}, i_s, u_{cr1}, u_{cr2})\) for the Normal Case, as (6) shows.

\[
\begin{align*}
    i_{Lr}(0) &= -i_{Lr}(\pi) \\
    i_s(0) &= -i_s(\pi) = 0 \\
    u_{cr1}(0) &= -u_{cr1}(\pi) \\
    u_{cr2}(0) &= -u_{cr2}(\pi) \\
    \int_0^\pi i_s(\theta)d\theta &= I_o \\
    P_1 &= P_3 = -k_1 \tan\left(\frac{k_1}{2}\right) \\
    P_2 &= -\frac{\pi}{2} I_o \\
    P_4 &= 1 \\
    \frac{1}{M} &= 1
\end{align*}
\]

(8)

where \(I_o\) is the output current.

To simplify the quantitative analysis, we suppose that Case 4 has the same operating process as that of the Normal Case but \(i_s(0)\) changes, although actually, Case 4 has a different operating process during \(\Delta t_4\), as noted before. Therefore, the form of the time domain expressions for Case 4 is the same as that shown in (6), but the boundary conditions change. The boundary conditions and expressions of \(P_1, P_2, P_3, P_4, \) and \(M\)
for Case 4 are shown in (9). In (9), the items in the left bracket are the boundary conditions and the items in the right bracket are the expressions of $P_1$, $P_2$, $P_3$, $P_4$, and $M$.

We define (6) and (8) as Model I and (6) and (9) as Model II. Since the operating processes of Case 1, Case 2, and Case 3 are the same as that of the Normal Case, Model I is applicable to Cases 1-3. Model II is applicable to Case 4.

$$
\begin{align*}
    i_{tr}(0) &= -i_{tr}(\pi) \\
    i_s(0) &= -i_s(\pi) = i_{s0} \\
    u_c{\rm{r1}}(0) &= -u_c{\rm{r1}}(\pi) \\
    u_c{\rm{r2}}(0) &= -u_c{\rm{r2}}(\pi) \\
    \frac{1}{\pi} \int_0^{\pi} i_s(\theta) d\theta &= I_o
\end{align*}
$$

\[ P_1 = -k_1 \tan \left( \frac{k_2}{2} \pi \right) - i_{s0} \]

\[ P_2 = -k_1 \tan \left( \frac{k_3}{2} \pi \right), \quad P_3 = -k_1 \tan \left( \frac{k_4}{2} \pi \right), \quad P_4 = 1 \]

\[ M = 1 \]

where $i_{s0}$ is the initial value of the secondary current.

**D. Power loss analysis**

For Cases 1, 2, and 3, since the soft-switching features of switches remain unchanged. Additional losses come from the increase of the freewheeling time of the body diodes, which can be calculated as:

\[ P_{\text{loss,Case 1}} = f_s \int_{t_{{\text{Case 1}}}}^{t_{{\text{Case 1}}} + \Delta t_1} (V_{\text{DP}}t_{\text{on}} - R_{\text{on,p}}t_{\text{on}}^2) dt \]

\[ P_{\text{loss,Case 2}} = f_s \int_{t_{{\text{Case 2}}}}^{t_{{\text{Case 2}}} + \Delta t_2} (V_{\text{DS}}t_s - R_{\text{on,s}}t_s^2) dt \]

\[ P_{\text{loss,Case 3}} = f_s \int_{t_{{\text{Case 3}}}}^{t_{{\text{Case 3}}} + \Delta t_3} (V_{\text{DS}}t_s - R_{\text{on,s}}t_s^2) dt \]

where $V_{\text{DP}}$ and $V_{\text{DS}}$ are the forward voltages of the primary and secondary switches, respectively, $R_{\text{on,p}}$ and $R_{\text{on,s}}$ are the on-state resistances, and $t_{{\text{Case 1}}}$, $t_{{\text{Case 2}}}$, and $t_{{\text{Case 3}}}$ are the start times of Case 1, Case 2, and Case 3, respectively.

Equation (10) shows that the additional power loss in Cases 1 to 3 mainly depends on the forward voltage ($V_{\text{DP}}$ and $V_{\text{DS}}$), freewheeling time ($\Delta t_1$, $\Delta t_2$, and $\Delta t_3$), and average value of the freewheeling current.

Normally, the forward voltages of body diodes for different switches are very similar. For example, for the MOSFET, this value ranges from 0.5 V to 0.8 V. However, the turns ratio of the transformer in the LLC resonant tank is often designed to be larger than 1 (usually 1 to 10 or even more) to meet the requirements of connecting high and low voltage dc buses. As a result, the secondary current may be times larger than the primary current. So that for a given freewheeling time, the additional power loss of Case 1 is the smallest. However, because the forward voltage is small and the freewheeling time is short, efficiency decrease is slight in Case 1, Case 2, and Case 3.

Gate drive loss can be calculated by (11).

\[ P_{\text{loss,gate}} = 4f_s(C_{\text{iss,p}}V_{\text{gs,p}}^2 + C_{\text{iss,s}}V_{\text{gs,s}}^2), \quad (11) \]

The gate drive loss does vary if switches change. For power switches, $V_{\text{gs}}$ is usually varies form 10-20V, $C_{\text{iss}}$ is pF to nF level, and the switching frequency is below 1MHz. The difference of the gate drive loss of different switches is small and doesn't have significant influence on the converter efficiency.

For Case 4, turn-off loss will be larger. There are two stages during the turn off transient as illustrated in Fig. 10. The drain-source voltage raises from zero to $V_{\text{DS}}$ firstly. Then the drain current falls from $I_2$ to zero. $I_2$ means the switch current when switches begin to turn-off. $t_{ru}$ means the voltage raising time and $t_f$ means the current falling time.

$t_f$ can be obtained directly from the datasheet. $t_{ru}$ is related to the Miller effect and its calculation is complex. However, $t_{ru}$ and $t_f$ are of the same order of magnitude. For simplicity, we assume $t_{ru} = 2t_f$ and the current and voltage during $t_{ru}$ and $t_f$ changes linearly. Therefore, the total turn-off loss can be calculated as:

\[ P_{\text{loss}} = 6f_s(t_{fp}V_{\text{DS,p}}I_{\text{DP}} + t_{fs}V_{\text{DS,s}}I_{\text{DP}}), \quad (12) \]

In Case 4, $I_{\text{DP}}$ will decrease and $I_{\text{DS}}$ will increase. $V_{\text{DS,p}}$ is about n times larger than $V_{\text{DS,s}}$ and $I_{\text{DP}}$ is about n times larger than $I_{\text{DS}}$. So we can neglect $I_{\text{DS}}$ and $V_{\text{DS,s}}$. Therefore, the total turn-off loss in Case 4 is larger that of Normal Case and Case 1 to Case 3.

Additionally, $i_s$ during $\Delta t'$ is a circulating current, which causes larger conduction loss. Furthermore, if $t_{\Delta t}$ is too long, primary switches may work under the hard switching condition, causing a large amount of switching loss. With the significant increase of the conduction losses and switching losses, the efficiency of Case 4 would decrease sharply.

**E. Output voltage ripple analysis under 4 basic cases**

The output voltage ripple is an important index for evaluating the power quality of a converter, so it is necessary to analyze the output voltage ripple for the four basic cases.

The output voltage ripple can be calculated:

\[ \Delta u = \frac{\Delta q}{C} = \frac{1}{C} \int_{t_{\text{start}}}^{t_{\text{start}} + \frac{T}{2}} t |i_s| dt = \frac{i_s\text{active} + i_s\text{circulating}}{C}, \quad (13) \]

where $C$ is the bus capacitance of the output side, $T$ is the switching period, and $i_s\text{mean}$ is the average value of the secondary current. $i_s\text{active}$ is the average value of the active component of $i_s$. $i_s\text{circulating}$ is the average value of the circulating component of $i_s$, and $t_{\text{start}}$ is any time.

When the polarities of $i_s$ and $u_{c,D}$ are different, this part of $i_s$ is defined as the active component and vice versa.

The average value of the active component of $i_s$ is determined by the load conditions, which are given in the following equation.

\[ i_s\text{active} = \frac{P_o}{U_o} \]

\[ i_s\text{circulating} \]

where $P_o$ and $U_o$ are the output power and output voltage, respectively.

In Cases 1 to 3, there is no circulating component in $i_s$. So that $i_s\text{circulating}$ is 0. However, in Case 4, $i_s\text{circulating}$ is not 0. Therefore, we can know that:
TABLE I
Influence of different gate drive delay types.

<table>
<thead>
<tr>
<th>Component part</th>
<th>Type A</th>
<th>Type B</th>
<th>Type C</th>
<th>Type D</th>
</tr>
</thead>
<tbody>
<tr>
<td>Applied Model</td>
<td>Case 2 &amp; Case 3</td>
<td>Case 1 &amp; Case 3</td>
<td>Case 2 &amp; Case 4</td>
<td>Case 1 &amp; Case 4</td>
</tr>
<tr>
<td>Soft switching condition</td>
<td>Primary</td>
<td>ZVS</td>
<td>ZVS</td>
<td>ZVS</td>
</tr>
<tr>
<td></td>
<td>Secondary</td>
<td>ZCS</td>
<td>ZCS</td>
<td>ZVS</td>
</tr>
<tr>
<td>Circulating component of $i_g$</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Efficiency decrease</td>
<td>Slight</td>
<td>Slight</td>
<td>Obvious</td>
<td>Obvious</td>
</tr>
<tr>
<td>Output voltage ripple</td>
<td>Small</td>
<td>Small</td>
<td>Large</td>
<td>Large</td>
</tr>
</tbody>
</table>

\[
\Delta t_{\text{Case }4} > \Delta t_{\text{Case }1,2,3} = \Delta t_{\text{Normal Case}}. \quad (15)
\]

The output voltage ripple of Cases 1 to 3 are the same as that of the Normal Case, but smaller than that of Case 4. For Case 4, the longer $\Delta t_4$ is, the bigger $i_{circulating}$ is. As a result, the output voltage ripple will be larger.

Based on above analysis of the four basic cases, the influence of the different types of gate drive delays can be summarized as shown in Table I.

IV. PROPOSED HYBRID COMPENSATION SCHEME

A comprehensive steady-state analysis considering gate drive delay is proposed in Section III. The reason for the gate drive delay is the mismatch of the non-ideal factors between the primary and secondary sides. Thus, we need consider the gate drive delay in the design stage to solve such problem. However, this passive method cannot deal with all the situations because manufacturers design and optimize their products for their own specific targets (for example, the minimum on-state resistance for MOSFETs) instead of avoiding the gate drive delay. It is certain that for some application scenarios, (5) cannot be satisfied very well, even with a careful design. In such situations, another compensation method need be adopted.

In this section, a hybrid compensation scheme is proposed to minimize the influences of the gate drive delay. The proposed hybrid compensation scheme consists of both online and offline parts: the offline part is a design procedure that reduces the physical gate drive delay and the online part is a close-loop control algorithm based on the maximum value detection of $i_p$ to compensate for the gate drive delay when the converter is running.

The flowchart of the proposed compensation scheme is shown in Fig. 11. When using the proposed compensation scheme, firstly the offline part is adopted to reduce the physical gate drive delay and then the online part is conducted for further compensation if the Type C or D gate drive delay still exists.

A. Offline design procedure

The proposed design procedure consists of three steps.

1) Make a list of the switch models to be selected.

First, determine the voltage and current level of the primary and secondary switches according to the required voltages of the primary and secondary dc buses and the rated power.

Second, determine what kinds of switches will be used, for example, Si, SiC, or GaN. This decision depends on many factors, including cost constraints, switching frequency, and power density.

Third, make a list of the switch models that meet the conditions stated above.

2) Select components of the driver circuit.

“Components” here mainly refer to the digital isolator and driver IC, which are the main sources of the propagation delay. The selection principle is to make the propagation delay of the primary and secondary sides as the same as possible. If conditions permit, choosing the same models for the isolator and driver IC for the primary and secondary sides is recommended.

We denote the propagation delay of primary side, secondary side, and their difference as $t_{d,driver,p}$, $t_{d,driver,s}$, and $\Delta t_{d,driver}$, respectively. Their relationship can be expressed as follows:

\[
\Delta t_{d,driver} = t_{d,driver,s} - t_{d,driver,p}. \quad (16)
\]

3) Choose the final models of the switches for the primary and secondary sides.

The subscript “p” refers to variables related to the primary side and the subscript “s” refers to variables related to the secondary side.

We denote that:

\[
\begin{align*}
\Delta t_{inc} &= t_{inc,p} - t_{inc,s}, \\
\Delta t_{d,om,alt} &= t_{d,om,alt,p} - t_{d,om,alt,s}.
\end{align*} \quad (17)
\]

Then (4) can be rewritten as:

\[
\theta = \frac{\Delta t_{d,driver} - (\Delta t_{inc} + \Delta t_{d,om,alt})}{T}. \quad (18)
\]

In order to make $\theta$ equal to 0, we need guarantee $\Delta t_{inc} + \Delta t_{d,om,alt}$ is the same as $\Delta t_{d,driver}$. $\Delta t_{d,driver}$ and $\Delta t_{d,om,alt}$ are constant. These values can be obtained directly from the datasheet. The calculation of $\Delta t_{inc}$ is more complex, and its expression can be derived through the RC charging equation:

\[
\Delta t_{inc} = R_p C_{iss,n} \ln \left( \frac{V_{gs,p}}{V_{gs,p} - V_{gs,th,p}} \right) - R_p C_{iss,n} \ln \left( \frac{V_{gs,s}}{V_{gs,s} - V_{gs,th,s}} \right). \quad (19)
\]

The input capacitance $C_{iss}$ and gate threshold voltage $V_{gs,th}$ can be found in the datasheets of switches. $V_{gs,p}$ and $V_{gs,s}$ are the output voltages of the driver circuit and are also provided in

Fig. 11. Flowchart of the proposed hybrid compensation scheme.
the datasheet of the driver IC. The recommended value for \( R_g \) can be found in the reference design of the selected driver ICs and switches. Further, we can also adjust the value of \( R_g \) to fine-tune the length of \( \Delta t_{\text{inc}} \). According to (19), larger \( R_{g,p} \) and smaller \( R_{g,s} \) lead to a longer \( \Delta t_{\text{inc}} \) and vice versa.

The steps for choosing the final models are as follows:

a) Calculate \( \Delta t_{\text{inc}} + \Delta t_{\text{d,om,all}} \) for all the models in the list mentioned in Step 1,

b) Choose a pair of primary and secondary switches whose \( \Delta t_{\text{inc}} + \Delta t_{\text{d,om,all}} \) is closest to \( \Delta t_{\text{d,driver}} \) as calculated by (16), and

c) Fine-tune \( \Delta t_{\text{inc}} \) by adjusting the values of \( R_{g,p} \) and \( R_{g,s} \) to make \( \theta \) closer to 0.

B. Online close-loop control algorithm

By adopting the proposed design procedure, the influences of the gate drive delay can be minimized in most situations. However, this design procedure has its own limitations.

In theory, it is possible to make \( \theta \) equal to 0 by adjusting the gate resistance, but it cannot always be guaranteed because the gate resistance should not be larger or smaller than its recommended value too much. If the gate resistance is too small, the waveform of \( V_{gs} \) may rise or fall so fast that it causes a larger \( \frac{di}{dt} \) and \( \frac{dV}{dl} \). If the gate resistance is too large, the waveform of \( V_{gs} \) may rise or fall so slowly that the switches stay in the variable resistance area too long during the switching transient, causing an extra switching loss. Additionally, this design procedure cannot guarantee \( D_1 = D_2 \), because it aims to reduce \( \theta \) as much as possible.

As a result, a close-loop compensation algorithm is proposed to further reduce the influence of the gate drive delay.

As analyzed in Section III, Type C and Type D have the longest gate drive delays. Therefore, the principle of the close-loop compensation algorithm is to avoid Type C and Type D and at the same time eliminate the impacts on Type A and Type B.

The negative effects of Type C and Type D are mainly caused by Case 4. Since the feature of Case 4 is that the primary switches turn off before the secondary switches, an effective way to avoid Case 4 is to change the phase shift between the primary and secondary PWM signals to guarantee that the primary switches turn off no earlier than the secondary switches.

This raises the following question: what is the specific value of the phase shift?

In theory, the phase shift \( \theta_{\text{shift}} \) can be calculated as:

\[
\theta_{\text{shift}} = \frac{-\Delta t_4}{T} = D_1 - D_2 - \theta. \tag{20}
\]

However, the exact values of \( \theta, D_1, \) and \( D_2 \) can only be measured experimentally instead of theoretical calculation because of the dispersion of the non-ideal parameters. Measuring \( \theta_{\text{shift}} \) manually for every prototype is unacceptable due to its time cost. This is the reason why we need a close-loop algorithm in order to implement the compensation automatically.

A detailed step-by-step flowchart of the proposed close-loop compensation algorithm is illustrated in Fig. 12 and algorithm cycle consists of three steps.

**Step 1: Sampling**

Output voltage \( U_{out} \), output current \( I_o \), and the maximum value of the primary current \( I_{p,max,measure} \) are sampled.

**Step 2: Estimation of \( I_{p,max,ref} \)**

\( I_{p,max,ref} \) represents the value of \( I_{p,max} \) under the sampled \( U_{out} \) and \( I_o \) when the converter is under the condition of the Normal Case. \( I_{p,max,ref} \) is estimated through \( U_{out} \) and \( I_o \). With the established mathematical model, i.e. (6) and (8), of the Normal Case, the expression of \( i_p \) can be derived. Denote the function of \( i_p \) as \( i_p(\phi_{shift}, U_{out}, I_o) \).

We proposed a fast estimation algorithm to calculate \( I_{p,max,ref} \). Firstly, we need to estimate \( \phi_{max} \) and the moment when \( i_p \) reaches its maximum value. \( \phi_{max} \) is the root of (21).

\[
i_p(\phi_{max}, U_{out}, I_o) = \frac{d i_p}{d \phi} \mid_{\phi_{max}} = 0 \tag{21}
\]

We choose the Newton-Raphson method [32] to solve \( \phi_{max} \). First, we need to set the value of \( \phi_0 \), which is the initial estimated value of \( \phi_{max} \). If the algorithm runs for the first cycle, we set \( \phi_0 \) as \( \pi/2 \), because \( \phi_{max} \) is near \( \pi/2 \). Second, we need

---

**Fig. 12. Step-by-step flowchart of the proposed close-loop compensation algorithm.**
to calculate $\phi_{n+1}$ by (22).

$$\phi_{n+1} = \phi_n - \frac{i_p(\phi_n, U_{out}, I_o)}{i_p'(\phi_n, U_{out}, I_o)}$$  \hspace{1cm} (22)

$\phi_{n+1}$ is the estimated value of $\phi_{\text{max}}$ in the current algorithm cycle. $\phi_n$ is the estimated value of $\phi_{\text{max}}$ in the last algorithm cycle. $\phi_n$ equals to $\phi_0$ when the algorithm runs for the first cycle. Third, we need to calculate $i_p(\text{max}, ref)$ by (23).

$$i_p(\text{max}, ref) = i_p(\phi_{n+1}, U_{out}, I_o)$$  \hspace{1cm} (23)

The time consumption for the estimation of $i_p(\text{max}, ref)$ is minimized because only one iteration is needed in each cycle. Fig. 13 shows the simulation results of the proposed estimation algorithm. $i_p$ changes from 0.2 to 0.4 at the 5th iteration and the estimated $i_p(\text{max})$ equals the actual value of $i_p(\text{max})$ after three iterations. The result shows that proposed estimation algorithm is able to track the actual current values.

**Step 3: Update $\theta_{\text{shift}}$**

First, we need to calculate $\Delta i_p(\text{max})$.

$$\Delta i_p(\text{max}) = i_p(\text{max}, ref) - i_p(\text{max}, \text{measure})$$  \hspace{1cm} (24)

Second, we need to identify the status of the close-loop compensation algorithm. The algorithm has two status i.e. PART I and PART II, depending on the judgement if the gate drive delay has been fully compensated.

If the algorithm status is PART I and $\Delta i_p(\text{max}) < \eta_1 i_p(\text{max}, ref)$ is not satisfied. A PI controller is used to update $\theta_{\text{shift}}$. If $\Delta i_p(\text{max}) < \eta_1 i_p(\text{max}, ref)$ is satisfied, the algorithm will judge the gate drive delay is fully compensated. The algorithm status will be set to PART II, and a small adjustment will be added to $\theta_{\text{shift}}$ ( $\theta_{\text{shift}} = \theta_{\text{shift,pre}} + \Delta \theta$ ). $\eta_1$ determines the compensation accuracy and $\Delta \theta$ can further increase compensation accuracy.

If the algorithm status is PART II and $\Delta i_p(\text{max}) > \eta_2 i_p(\text{max}, ref)$ is not satisfied. $\theta_{\text{shift}}$ will not change. If $\Delta i_p(\text{max}) > \eta_2 i_p(\text{max}, ref)$ is not satisfied, the algorithm will judge that the gate drive delay is not fully compensated. The algorithm status will be set to PART I to compensate the existing gate drive delay. $\eta_2$ need be larger than $\eta_1$.

The principle of hysteresis comparison is adopted to raise the anti-interference capability of the proposed compensation algorithm: If the algorithm status is PART I, the criterion of the existence of gate drive delay is $\Delta i_p(\text{max}) < \eta_1 i_p(\text{max}, ref)$. On the other hand, if the status is PART II, the criterion is $\Delta i_p(\text{max}) > \eta_2 i_p(\text{max}, ref)$. The margin for disturbance is $\eta_2 i_p(\text{max}, ref) - \eta_1 i_p(\text{max}, ref)$.

**C. Selection of the feedback variable for the close-loop compensation**

The maximum value of the primary current $i_p(\text{max})$ was chosen as the feedback variable for the following two reasons.

1) $i_p(\text{max})$ is negatively associated with $\theta_{\text{shift}}$.

We can calculate the relationship between $i_{\text{shift}}$ and the maximum value of the primary current $i_p(\text{max})$ under different $k$ values with the established mathematical model of Case 4, as illustrated in Fig. 14.

$$\text{Fig. 14. Three-dimensional } i_p(\text{max}) \text{ contour over } k \text{ and } i_{\text{shift}}.$$
For the sampling of the initial value of the primary or secondary current, the electromagnetic interference during the switching transient is the main restricting factor. The sensors and signal processing circuits are sensitive to the high di/dt and dv/dt caused by the switching operation. The suppression of the interference will lead to extra costs for the sensors and corresponding signal processing circuits.

Instead, the reaching time of the maximum value is out of switching transient so that $i_{p,max}$ or $i_{s,max}$ can be sampled without being disturbed. The sampling of $i_{p,max}$ or $i_{s,max}$ does not require a very short delay time of the current sensor so a cheaper sensor can be used. Therefore, $i_{p,max}$ and $i_{s,max}$ are both suitable. In this paper, we chose $i_{p,max}$ as the feedback variable, but $i_{s,max}$ can also be chosen. The proposed fast estimation algorithm can also be applied for $i_{s,max}$.

V. EXPERIMENTAL VERIFICATION

A laboratory prototype was designed, built, and tested to demonstrate the proposed hybrid compensation scheme. The corresponding experimental results are given and analyzed in this section. The prototype is shown in Fig.15, and its parameters are listed in Table III. In the experiment, the tested input voltage is 200V, the load resistance for 25%, 50%, 75%, 100% load is $6.4\Omega$, $3.2\Omega$, $2.13\Omega$, $1.6\Omega$ respectively.

Theoretical values of $\theta$, $D_1$, and $D_2$ in the original design were calculated using (1)-(4) and (16)-(19), and they were $0.0277$, $0.5018$, and $0.5082$, respectively. Their relationship is

$$\theta > 0, \quad D_1 - D_2 < \theta.$$  (25)

From (5) and Fig. 4 we can know that a Type D gate drive delay exists. The steady-state waveforms of the original design are illustrated in Fig. 16(a) and Fig. 17(a). They are the waveforms of Type D, and are consistent with the calculations above.

In Fig.16 (a), at the beginning of $\Delta t_4$, $u_{AB}$ falls while $u_{CD}$ remains positive. During $\Delta t_4$, $i_p$ decreases rapidly while $i_{LM}$ increases following the shape of a triangular wave. Since $\Delta t_4$ is very long, the initial value of $i_p$ is so small that the output capacitor of the primary switches cannot be fully charged. As a result, voltage $u_{AB}$ is an oscillation waveform during $\Delta t_4$ and the dead time. Switches on the primary side work under hard switching. On the secondary side, there is a large circulating component in $i_b$ and the secondary side switches work under the ZVS instead of the ZCS. Because of the change in the operating process, the efficiency is only 84.79%. The measured efficiency data and steady state waveforms match the theoretical analysis well.

The proposed hybrid compensation scheme is applied to the original design to reduce the gate drive delay. First, we implemented the offline compensation and got the improved design. The comparison of values of $\theta$, $D_1$, and $D_2$ between the original and the improved design is shown in Table IV.

In the improved design, $\theta$ is much closer to 0 and $D_1$ is much closer to $D_2$. According to formula (5), the gate drive delay in the improved design is reduced compared to the original design.

---

**TABLE III**

Parameters of the designed prototype.

<table>
<thead>
<tr>
<th>Parameters of the Original Design</th>
<th>Primary Side</th>
<th>Secondary Side</th>
</tr>
</thead>
<tbody>
<tr>
<td>Digital Isolator</td>
<td>ACP-4800</td>
<td>ADuM140</td>
</tr>
<tr>
<td>Driver IC</td>
<td>IXD609S1A</td>
<td>IR2214</td>
</tr>
<tr>
<td>Driver Delay Time</td>
<td>200 ns</td>
<td>450 ns</td>
</tr>
<tr>
<td>Switch</td>
<td>C2M0808120D</td>
<td>IPT012N08N5</td>
</tr>
<tr>
<td>Voltage/Current</td>
<td>1200V/32A</td>
<td>80V/300A</td>
</tr>
<tr>
<td>Input Capacitance</td>
<td>0.95 nF</td>
<td>13 nF</td>
</tr>
<tr>
<td>Gate Resistance</td>
<td>10 ohms</td>
<td>2 ohms</td>
</tr>
</tbody>
</table>

**TABLE IV**

The calculation results of $\theta$, $D_1$, and $D_2$.

<table>
<thead>
<tr>
<th></th>
<th>( \theta )</th>
<th>( D_1 )</th>
<th>( D_2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>The original design</td>
<td>0.0277</td>
<td>0.5018</td>
<td>0.5082</td>
</tr>
<tr>
<td>The improved design</td>
<td>0.0057</td>
<td>0.5043</td>
<td>0.5082</td>
</tr>
</tbody>
</table>
The steady-state waveforms after the offline compensation, i.e. the waveforms of the improved design, are illustrated in Fig. 17 (b).

Fig. 17 (b) shows that the initial value of $i_p$ increases. The output capacitors of the primary switches are fully charged as a result ZVS is achieved. The secondary switches still work under ZVS but the circulating component of $i_s$ is obviously suppressed. The efficiency of the improved design is increased to 92.61%.

Second, we implemented the online compensation on the improved design. The dynamic waveforms of $i_p$ and $i_s$ are illustrated in Fig. 17(d). After online compensation, the maximum value of $i_p$ increased and that of $i_s$ decreased. The steady-state waveforms after the online compensation are illustrated in Fig. 17(c). The initial value of $i_p$ increases further and is equal to that of $i_{Lm}$. The circulating component of $i_s$ is reduced to 0 so that the secondary switches work under ZCS. The Type D of gate drive delay are totally compensated and the efficiency increased to 94.99%.

The mathematical models proposed in Section III are also verified. In Fig. 16 (a) and Fig. 17 (a)-(c). The dashed line waveforms are theoretical waveforms calculated by the proposed mathematical models. The theoretical waveforms match well with the measured waveforms. The proposed mathematical models have a high accuracy.

The waveforms of output voltage ripple are illustrated in Fig. 16 (b). The voltage ripple of the original design is 240 mV. After the offline compensation, the value is 167 mV. After online compensation, the voltage ripple is further reduced to 88 mV. Output voltage ripple is reduced with the reduction of gate drive delay.

A full load range efficiency comparison between the original design, offline compensation, and online compensation is illustrated in Fig. 18. From the curve labeled with “original design” to the curve labeled with “offline compensation”, the offline part of the proposed compensation scheme is implemented. The physical gate drive delay is reduced. From the curve labeled with “offline compensation” to the curve labeled with “online compensation”, the online part of the proposed compensation scheme is implemented. The remaining gate drive delay is compensated. From Fig. 18 we can know that, with the reduction of gate drive delay, the efficiency increases with full load range.
VI. CONCLUSION

A CLLC converter is often used as an isolated link between high and low voltage buses where the CLLC converter operates under the open-loop condition at the resonant frequency. In this kind of applications, the high efficiency feature of CLLC converters is usually thought as common sense.

However, in this paper it is pointed out that the operating process of the CLLC converter under the open-loop control at the resonant frequency could also be significantly influenced by the gate drive delay. A comprehensive steady-state analysis of the influences caused by the gate drive delay is presented and a hybrid compensation scheme is proposed. Experimental verifications have been conducted. Based on the above works, the following conclusions can be obtained:

1. The proposed mathematical models for the gate drive delay are of high accuracy, which has been demonstrated by the theoretical analysis and experimental tests. They can precisely describe the influences of gate drive delay in CLLC converters. From the analysis it can be found, the parameter matching between primary and secondary side switches as well as the driver circuit is a decisive factor of the performance of CLLC converters.

2. The negative influences of the gate drive delay can be restrained by the proposed hybrid compensation scheme effectively. Essentially, the soft-switching conditions of CLLC converters are ensured by using the proposed hybrid compensation scheme, hence, the efficiency has been enhanced.

References


Huan Chen (S'17) received the B.E. degree in electrical engineering from Tsinghua University, Beijing, China, in 2018.

He is now a Ph.D. student of Electrical Engineering, Tsinghua University. His research interest is the isolated bidirectional DC/DC converter.

Kai Sun (M'12-SM'16) received the B.E., M.E., and Ph.D. degrees in electrical engineering from Tsinghua University, in 2000, 2002, and 2006, respectively. He joined the faculty of Electrical Engineering, Tsinghua University, in 2006, where he is currently an Associate Professor. From Sep 2009 to Aug 2010, he was a Visiting Scholar at Department of Energy Technology, Aalborg University, Aalborg, Denmark. From Jan to Aug 2017, he was a Visiting Professor at Department of Electrical and Computer Engineering, University of Alberta, Edmonton, Canada. His current research interests include power electronics for renewable generation systems, microgrids, and energy internet.

Dr. Sun serves as an Associate Editor for IEEE Transactions on Power Electronics, IEEE Journal of Emerging and Selected Topics in Power Electronics, and Journal of Power Electronics. Dr. Sun served as the TPC Vice Chair of IEEE ECCE2017 and IEEE ECCE-Asia2017, the Organization Committee Chair of IEEE eGrid2019, and the Publicity Chair of IEEE ECCE2020. He also served as the General Co-Chair of 2018 International Future Energy Challenge (IFECC2018). He was a recipient of Delta Young Scholar Award in 2013, and Youth Award of China Power Supply Society (CPSS) in 2017.

Hongsheng Chong (S'18) received the B.S. degree in electrical engineering from Tsinghua University, Beijing, China, in 2019, and he is currently pursuing the M.E. degree in electrical engineering with Tsinghua University. His current research interests include multiport dc-dc converter and power electronics for energy storage systems.

Zhe Zhang (M'11-SM'16) received the B.Sc. and M.Sc. degrees in power electronics from Yanshan University, Qinhuangdao, China, in 2002 and 2005, respectively, and the PhD degree from the Technical University of Denmark, Kgs. Lyngby, Denmark, in 2010.

He is currently an Associate Professor in the Department of Electrical Engineering, at the Technical University of Denmark (DTU). Since Jan. 2018, he has been the Head of Studies in charge of Electrical Engineering MSc Programme at DTU. From 2005 to 2007, he was an Assistant Professor at Yanshan University. From June 2010 to August 2010, he was with the University of California, Irvine, CA, USA, as a visiting scholar. He was an Assistant Professor at the Technical University of Denmark during 2011 and 2014. He has authored or co-authored more than 150 transactions and international conference papers and filed over ten patent applications. He has supervised over ten PhD students since 2013.

Dr. Zhang’s current research interests include applications of wide bandgap devices, high frequency dc-dc converters, multiple-input dc-dc converters, soft-switching power converters and multi-level dc-ac inverters for renewable energy systems (RES), hybrid electric vehicles (HEV) and uninterruptable power supplies (UPS); piezoelectric-actuator and piezoelectric-transformer based power conversion systems.

Dr. Zhang has received several awards and honors including Best Paper Awards in IEEE ECCE, IFFEEC, IGBSG, Best Teacher of the Semester, Chinese Government Award for Outstanding Students Abroad, etc. He is also a guest Associate Editor in IEEE Transactions on Industrial Electronics and Associate Editor in IEEE Journal of Emerging and Selected Topics in Power Electronics.

You Zhou was born in 1973. He received the B.S. and M.S. degree from Tsinghua University in China and Ph.D. degree from Ryerson University in Canada respectively. He is currently a Principal Engineer with Department of Energy Intelligence at National Institute of Clean and Low Carbon Energy, Beijing, China. Before that, he was with Honeywell Aerospace in Toronto, Canada as senior system engineer from 2000-2013. His research interests are energy system design, distributed energy integration, power electronics and energy storage.

Shujun Mu was born in 1984. He received his B.S. degree in electrical engineering from Shandong University, Jinan, China, in 2007. M.S. degree from the Huazhong University of Science and Technology, Wuhan, China, in 2009, and the Ph.D. degree from Tsinghua University, Beijing, China, in 2015.

He is currently an engineer with the national institute of clean and low carbon energy, Beijing, China. His research interests are hydrogen integration and control, power electronic system and electromagnetic design of motors and generators.