Design the High-frequency DC-DC Converter with Integrated Coupled Inductor and Current-Balancing-Transformer

Dou, Yi; Ouyang, Ziwei; Andersen, Michael A.E.

Published in:
Proceedings of 35th Annual IEEE Applied Power Electronics Conference and Exposition

Link to article, DOI:
10.1109/APEC39645.2020.9124329

Publication date:
2020

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):
https://doi.org/10.1109/APEC39645.2020.9124329
Design the High-frequency DC-DC Converter with Integrated Coupled Inductor and Current-Balancing-Transformer

Yi Dou  
Department of Electrical Engineering  
Technical University of Denmark  
Kgs. Lyngby, Denmark  
yidou@elektro.dtu.dk

Ziwei Ouyang  
Department of Electrical Engineering  
Technical University of Denmark  
Kgs. Lyngby, Denmark  
z0@elektro.dtu.dk

Michael A.E. Andersen  
Department of Electrical Engineering  
Technical University of Denmark  
Kgs. Lyngby, Denmark  
ma@elektro.dtu.dk

Abstract—This paper presents a design for a high-frequency DC-DC converter with the coupled inductor and integrated current balancing transformer. The converter can deliver 32 W from 12 V input to the 4 V output. A high efficiency and high power density are achieved by ZVS turn-on and the magnetic integrated. In order to deliver a 6 A rated output current, a two-phase QSW Buck converter operating at the synchronous mode is selected as the topology to reduce the conduction loss both for the switches and the windings. The current unbalancing issue is solved by an integrated magnetic component with a customized core. The semiconductors selection and the core design are also discussed in the paper. A 1 MHz prototype is built to verify the design process. The prototype achieves 97.45% efficiency at 4 V/ 6 A output and the ZVS turn-on capability is also verified experimentally.

Index Terms—High-frequency DC-DC converter; Converter design; ZVS Buck converter; Planar magnetics; Coupled inductor; Current balancing transformer

I. INTRODUCTION

With the rapid development of consumer electronics, the new requirements for the low-power battery charging circuit come up, including higher output capability, wide input range and higher efficiency. A typical battery charging system for consumer electronics is illustrated in Fig.1. It is noticed that after the adapter stage, a DC-DC power converter is needed to regulate the power from the adapter to the battery. Conventional DC-DC power converter for low-power battery charging application can not meet all the emerging requirements thus needed to be further improved [1], [2]. The QSW Buck converter is the most common topology for this application and with the new GaN HEMTs and ferrite materials, it can achieve a high efficiency and high power density [3]–[6]. However, at high output current operation, the efficiency is still limited by conduction loss from switches and the magnetic windings. Multi-phase converters with integrated magnetic components are one solution to deal with the high conduction loss, but it suffers from the complex control system and higher components’ cost [7], [8].

In this paper, a low-power DC-DC converter is designed dedicated for battery charging in consumer electronics applications. The rated input of the charger is 12V and the rated output is 4 V/ 6 A. To pursue a high efficiency of the converter, two identical power stage are connected in parallel to reduce the conduction loss both for the switches and the magnetic windings. In addition, the ZVS turn-on is also pursued for the high frequency operation to minimize the switching loss for the semiconductors. Accordingly, an integrated PCB magnetics structure was proposed to further shrink the size of the magnetic components and to balance the power between two power stages. The proposed structure has been reported in [9]. Thus, this paper focuses on the circuit design consideration for the converter. First, a topology comparison between interleaved operation and the synchronous operation is presented in section II; And in section III, the current unbalance issue is justified and the solution with the integrated magnetics is introduced. The design considerations, including the components selection and magnetics design, are presented in section IV. In section V, this solution and the circuit design are experimentally verified and the section VI concludes the paper.

II. TWO-PHASE SYNCHRONOUS BUCK CONVERTER WITH COUPLED INDUCTOR AND INTEGRATED CURRENT-BALANCING-TRANSFORMER (CBT)

A. ZVS Turn-On Realization for Half-Bridge Configuration

At high-frequency operation, ZVS turn-on for the switches can significantly reduce the switching loss. The basic configuration for ZVS turn-on is two switches in half-bridge with and
inductive element connected to the switch-node, as illustrated in Fig. 2 (a). The key waveforms during the ZVS transition is shown in 3 (b). Before \( t_1 \) the low-side switch \( Q_2 \) is turn-on and the high-side switch \( Q_1 \) is turn-off. Thus voltage of the high-side switch \( V_{Q1} \) equals to the DC voltage \( V_g \) and the voltage of the low-side switch \( V_{Q2} \) equals to zero. At \( t_1 \), the current on the inductive element \( L \) must conduct reversly to provide the excitation for the ZVS transition. During the transition \( t_1 \) to \( t_2 \), the \( V_{Q2} \) increases to \( V_g \) while \( V_{Q1} \) decreases to zero. Finally at \( t_2 \), the ZVS transition finished with minimized switching loss on the switches. It can be found that the ZVS structure is naturally included in the Buck converter and as long as the current of the inductor in the Buck converter can be discharged to be minus, the ZVS turn-on can be achieved.

Fig. 2. (a) Basic circuit configuration of ZVS turn-on (b) Key waveforms of the ZVS transition.

B. Topology Selection and Evaluation

Buck converter is the most common step-down DC-DC converter with an intrinsic ZVS structure for low-power applications. A basic buck converter only consists of two part: two switches in half-bridge configuration chopping the input voltage and an LC low-pass filter smoothing the ripple. With high-frequency operation in DC-DC converters, the ZVS turn-on has been proposed to reduce turn-on loss for switches. It was reported that with the ZVS turn-on achieved, the switching loss can be neglected on GaN HEMTs [10]. Therefore, the conduction loss on switches and windings of magnetic components would dominate the total power loss on a converter, whose loss models are given in (1) and (2):

\[
P_{\text{conduction}} = I_{\text{RMS}}^2 R_{\text{dson}} \tag{1}
\]

\[
P_{\text{winding}} = I_{\text{AC}}^2 R_{\text{DC}} + I_{\text{DC}}^2 R_{\text{DC}} \tag{2}
\]

where \( P_{\text{conduction}} \) is the switch’s conduction loss; \( I_{\text{RMS}} \) is the RMS current on the switch; \( R_{\text{dson}} \) is the conduction resistance of the switch; \( P_{\text{winding}} \) is the winding conduction loss for the magnetic component; \( I_{\text{AC}} \) and \( I_{\text{DC}} \) are the RMS AC components and the RMS DC components of the current of the winding; and \( R_{\text{AC}} \) and \( R_{\text{DC}} \) are the equivalent AC resistance and the equivalent AC resistance of the winding. To pursue a maximum operation efficiency at high current output, a two-phase paralleled buck converter is adopted in this design, in which the power loss can be directly reduced by half if the power are distributed equally between two phases.

![Fig. 3. Two-phase Buck converter (a) with interleaved operation and reversely coupled inductor (b) with synchronous operation and directly coupled inductor.](image)

Interleaving operation and coupled inductor (CI) have been introduced in multi-phase DC-DC converters for higher power density and reducing the current ripple. In [11], the two-phase buck converter under interleaving operation and with a negative coupled inductor was demonstrated for a high efficiency and a size reduction of the magnetic component. However, with the interleaved operation, the dead-time for each phase in the converter need to be precisely controlled separately, which requires high-performance controllers. Besides, by coupling two inductors together, not only the number of cores can be reduced as one, but also the RMS current of both the windings and semiconductors can be reduced. Nevertheless, with interleaving operation, the control system of the converter would be more complicated. As shown in Fig. 3 (a), a phase shifting circuit and two dead-time generator need to be implemented in the converter, which even requires high-performance controllers.
controller at high-frequency operation. As a comparison, another concept for the application is to design the two phases working at the synchronous modes, which means only one PWM generator and one dead-time generator are needed, as illustrated in Fig.3 (b). In the synchronous mode, only the directly coupled inductor can be adopted for minimizing the core’s quantity. In addition, the synchronous mode can achieve a simplified control structure and high efficiency only when the current can be distributed equally between two phases. In the design, the two-phase buck converter in synchronous mode with directly coupled inductors is selected due to its simple structure for a minimized size.

![Simulation results of two-phase Buck converter with directly coupled inductors](image)

(a) (b)

Fig. 4. Simulation results of two-phase Buck converter with directly coupled inductor (a) without CBT (c) with a CBT in series.

C. Current Unbalancing Issue and Solution

During the implementation of two identical phases for the converter, a parameters’ error, including the conduction resistance of the switches, the equivalent inductance of two phases and the winding resistance of two phases, is inevitable and it causes a current unbalancing through two phases. A simulation demonstration of this deduced current balancing are presented. In the simulation, an inductance difference of 2% (5nH/360nH) is set on the coupled inductor and all the switches are modelled with their parasitic parameters and work at 1 MHz switching frequency. In the Fig.4 (a), a significant unbalanced current are illustrated for phase 1 in blue and for phase 2 in green while the output current in red with the output capacitor of 30 uF. The significant unbalanced current will cause much loss difference on the switches between two phases and also, the ZVS turn-on for the two high-side switches will lost, which may lead to a destroy for the semiconductors. In the design, the current balancing transformer (CBT) is implemented in the two-phase converter to solve the problem, which is connected in series with the directly coupled inductor, as shown in Fig.5. As shown in Fig.4 (b), the simulated current in the phase 1 (in blue) and in the phase 2 (in green) are kept identical to maintain a good current balancing and the identical reversed current can help to realize the ZVS turn-on for two high-side switches. In addition, the balanced current can reduced the difficulty for thermal management and heat dissipation design for the converter.

![Topology of the two-phase synchronous Buck converter with CI and integrated CBT](image)

Fig. 5. Topology of the two-phase synchronous Buck converter with CI and integrated CBT.

In order to further minimize the size of the magnetic component, a integrated structure in [9] is used for the design, whose configuration is shown in Fig.6. A detailed winding configuration is illustrated in Fig. 7. As illustrated in Fig. 7, the two CI windings (marked in red) are directly coupled while the two CBT windings (marked in blue) are reversely coupled. The CI windings are connected in series with the CBT windings by the connection windings (marked in brown), thus all the magnetics devices in the topology as Fig.5 are integrated in one four-leg magnetic core.

![Overview of the integrated magnetic device](image)

Fig. 6. Overview of the integrated magnetic device.

III. CIRCUIT DESIGN CONSIDERATIONS

A. Switches Selection

Choosing appropriate switches becomes trickier with the ZVS turn-on and GaN FETs especially during high-frequency operation in the design. With ZVS turn-on achievement of the semiconductors, the loss model for the switches only consists of two parts: turn-off loss and conduction loss. The turn-off loss can be calculated by

\[ P_{\text{turn-off}} = \frac{I_{\text{off}}^2 f_s}{48 C_{\text{oss}}} \]  

(3)
TABLE I
GaN HEMT CANDIDATES AND THEIR KEY PARAMETERS

<table>
<thead>
<tr>
<th>GaN HEMT</th>
<th>$V_{ds}$ (V)</th>
<th>$R_{ds\text{-on}}$ (mΩ)</th>
<th>$Q_{g}$ (nC)</th>
<th>$C_{oss}$ at 12 V (pF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EPC2100</td>
<td>30</td>
<td>8.2</td>
<td>2.6</td>
<td>350</td>
</tr>
<tr>
<td>EPC2023</td>
<td>30</td>
<td>4.5</td>
<td>19</td>
<td>1900</td>
</tr>
<tr>
<td>EPC2015C</td>
<td>40</td>
<td>4</td>
<td>8.7</td>
<td>920</td>
</tr>
<tr>
<td>EPC2030</td>
<td>40</td>
<td>2.4</td>
<td>17</td>
<td>1500</td>
</tr>
<tr>
<td>EPC2024</td>
<td>40</td>
<td>1.5</td>
<td>18</td>
<td>2100</td>
</tr>
</tbody>
</table>

where $I_{off}$ is the instant current when the switch is turned-off; $t_{off}$ is the falling time of the current; $C_{oss}$ is the output capacitor of the switch and $f_s$ is the switching frequency. The conduction loss can be calculated by

$$P_{\text{conduction}} = I_{\text{con-RMS}}^2 R_{ds\text{-on}}$$

(4)

where $I_{\text{con-RMS}}$ is the RMS current conducted on the switch and the $R_{ds\text{-on}}$ is the conduction resistance of the switches.

In order to select the switches with the lowest power loss, the power loss are swept among several candidate GaN HEMTs, whose key parameters are shown in Table I. The calculated power loss based on the loss models on the high-side and low-side switches under a sweeping switching frequency are shown in Fig.8. It can be found that for both high-side and low-side switches, the GaN HEMT EPC2015C could give the lowest power loss at 1 MHz thus it is selected in the prototype.

**B. Simplified Magnetic Design**

A simplified magnetics design for the integrated structure is presented for the application, with 12V rated input and 4V rated output. The conventional optimization design for inductors focuses on balancing among winding loss, core loss and energy storage, then the optimized effective permeability can be derived to determine the shape of the magnetic core, the number of turns and the length of air-gap [12] However, among high-frequency Ferrite applications, the accessible maximum flux density ($B_{\text{max}}$) of the material normally is much lower than its saturation flux density. Thus, the saturation flux density should be removed from the three main limitations for an optimized design. Correspondingly, due to enhanced skin effect, proximity effect and fringing effect at high-frequency operation, the winding loss usually dominates the total power loss especially at high-current output applications. Thus, a simplified magnetics design based on Faraday’s law is proposed with customizing the cross section of the integrated structure. Firstly, the material of the core is selected based on the figure-of-merit among several candidate ferrite materials. In Fig.9, the figure-of-merit (FOM) under a specific core loss density, which is defined in (5) is shown to evaluate the materials. In (5), the $f$ is the operational frequency of the current waveform and $\Delta B$ is the ripple of the magnetic flux. Normally with a higher FOM, the materials can store or transfer more power with the same core loss produced. Based on Fig.9, the ML91S from HITACHI Metal is selected as the core material in this design.

$$FOM = f \times \Delta B$$

(5)

In order to limit the core loss of a specified material, the maximum flux ripple ($\Delta B$) of the core is set as 160 mT. And then the effective area of the core can be calculated as the
function of the switching frequency in a ZVS Buck converter based on:

\[ V_o = \frac{\Delta B A_e f_s N}{(1 - D)} \]  

(6)

where \( \Delta B \) is the limited ripple of the magnetic flux; \( A_e \) is the effective area of core; \( f_s \) is the switching frequency of the converter; \( N \) is the number of the turns and \( D \) is the duty-cycle. It can be found that the core-loss is only depended on the switching frequency, the number of turns and the effective area under the rated operation. And the length of the air-gap is used to determine the inductance to adapt different output current. With the design specification of 12V input and 4V output, the effective area is swept by the various switching frequency and the results are shown in Fig.10. It can be found that with the increased switching frequency and higher number of turns, the effective area of the core can be reduced. However, with higher number of turns in planar magnetics, the increasing number of layers will cause a significant proximity effect, which will increase the AC loss on the windings. Finally, the number of turns is selected as 1 and the switching frequency is selected as 1 MHz to balance the footprint and the winding loss of the design, where the corresponding effective area is 32 mm\(^2\).

![Fig. 10. Effective area of the core as a function of switching frequency.](image)

IV. PROTOTYPE ASSEMBLING AND EXPERIMENTAL RESULTS

A. Planar Mangetics with Customized Core

As presentation in Section III, the effective area of the core is designed as 32 mm\(^2\) and the number of the turns is selected as 1. Then a customized four-leg ferrite core is manufactured with PCB windings. The geometry of the customized core is illustrated in Fig. 11 (a) and the photo of the core is shown in Fig.11 (b). In Fig.12, the model of the copper windings are shown from top-view and bottom-view. In this design an 8-layer PCB is adopted to make the windings paralleled to balance the manufacturing cost and the winding loss. In Table I, the inductance of the coupled inductor and the CBT are given from calculation, FEA simulation and small-signal measurement.

![Fig. 11. (a) Geometry annotation of the customized ferrite core (b) Photo of the customized ferrite core.](image)

![Fig. 12. PCB winding configuration for the coupled inductor with integrated CBT.](image)

B. Testing of the Prototype

A 1 MHz prototype is built by following the design procedures and the photo of the prototype is shown in Fig.13. The key components of the prototype are presented in Table III. The prototype was tested under following specifications: the
TABLE II
INDUCTANCE CALCULATION, SIMULATION AND MEASUREMENT RESULTS OF THE MAGNETIC COMPONENT.

<table>
<thead>
<tr>
<th>Unit</th>
<th>Calculation</th>
<th>Simulation</th>
<th>Measurement</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_{CI}/L_{C12}$</td>
<td>187.14</td>
<td>175.64/173.32</td>
<td>184.34/186.45</td>
</tr>
<tr>
<td>$M_{CI}$</td>
<td>187.14</td>
<td>167.36</td>
<td>174.33</td>
</tr>
<tr>
<td>$L_{CBT}/L_{CBT2}$</td>
<td>187.14</td>
<td>180.54/180.36</td>
<td>182.64/184.34</td>
</tr>
<tr>
<td>$M_{CBT}$</td>
<td>187.14</td>
<td>178.98</td>
<td>176.76</td>
</tr>
</tbody>
</table>

TABLE III
KEY PARAMETERS OF THE 1 MHZ PROTOTYPE

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switches ($Q_1 - Q_4$)</td>
<td>EPC2015C</td>
<td>40V GaN HEMT</td>
</tr>
<tr>
<td>Gate drivers</td>
<td>LMG1205</td>
<td>Half-bridge gate driver</td>
</tr>
<tr>
<td>Core</td>
<td>EI-11-7.5</td>
<td>Customized core</td>
</tr>
<tr>
<td>$C_{in}$</td>
<td>25 V/2.2 uF ×8</td>
<td>Input capacitors</td>
</tr>
<tr>
<td>$C_o$</td>
<td>10 V/1 uF ×5</td>
<td>Output capacitors</td>
</tr>
</tbody>
</table>

Fig. 13. Photo of the 1 MHz prototype with GaN HEMTs and the planar magnetic component.

V. CONCLUSION

In this paper, a design of two-phase synchronous Buck converter is presented with an integrated planar magnetic components. By this design, the control of the converter can be simplified and the efficiency can be improved with distributed conduction current. The design procedures are verified by experimental results and the peak efficiency of the prototype achieves 97.45% at 4 V /6 A output.

ACKNOWLEDGMENT

The authors would like to thank Dr. Prasanth Thummala for technical discussion of the project and also would like to thank HITACHI Metal for providing ferrite core samples for the project.

REFERENCES


