Model Predictive Control of LC-Filtered Voltage Source Inverters With Optimal Switching Sequence

Zheng, Changming; Dragicevic, Tomislav; Zhang, Zhenbin; Rodriguez, Jose; Blaabjerg, Frede

Published in:
IEEE Transactions on Power Electronics

Link to article, DOI:
10.1109/TPEL.2020.3015540

Publication date:
2020

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
Model Predictive Control of LC-Filtered Voltage Source Inverters With Optimal Switching Sequence

Changming Zheng, Student Member, IEEE, Tomislav Dragićević, Senior Member, IEEE, Zhenbin Zhang, Senior Member, IEEE, Jose Rodriguez, Fellow, IEEE, and Frede Blaabjerg, Fellow, IEEE

Abstract—Voltage source inverters with output LC filter enable a sinusoidal output voltage with low harmonics, suitable for islanded ac microgrid or uninterruptible power supply applications. Conventional finite-set model predictive voltage control applies only a single switching vector per control period, leading to a variable switching frequency and significant output ripple. This paper resolves these issues by proposing an improved model predictive voltage control with optimal switching sequence (OSS-MPVC). First, an improved vector switching sequence is defined, aiming to reduce the output-voltage ripple with a constant switching frequency. Then, to tackle the difficulty in extending the OSS to high-order systems due to the coupling effect of the output filter, a generalized ‘one-step estimation’ solution is proposed, which directly associates the control-variable gradients with the vector switching sequence. To further enhance the output-voltage tracking accuracy, inter-sample dynamics are taken into account in the cost function. The control delay and dead-time compensation are also considered. Simulations and experimental results verify the feasibility of the proposed method.

Index Terms—Microgrid, inverters, model predictive control, fixed switching frequency, optimal switching sequence.

I. INTRODUCTION

A C microgrid plays a significant role in the high penetration of distributed energy resources, which can be configured either in grid-connected or islanded mode. Voltage source inverters (VSIs) serve as crucial interfaces between ac microgrids and standalone loads or grids. When an ac microgrid operates in an islanded mode, VSIs are desired to continue to provide high-quality ac voltage for the loads, which are often controlled as grid-forming inverters to work as ideal ac voltage sources (e.g., uninterrupted power supplies) [1]. Compared to L or LCL-filtered VSIs, LC-filtered VSIs can attenuate the high-frequency harmonics while generating a sinusoidal output voltage, thus suitable for standalone applications [2]. In this context, it is vital to explore an effective control scheme that can achieve excellent output-voltage regulation performance with good steady-state accuracy (low ripple and total harmonic distortion (THD)) and fast command-voltage dynamic tracking performance under various load conditions.

Conventionally, to achieve the desired output-voltage regulation, multi-loop linear controllers are usually deployed [3]. Although it is practically accepted, this control method has limited dynamic performance and time-consuming parameter-tuning processes due to the cascaded control loops. As a promising alternative, model predictive control owns exclusive advantages over linear methods, such as intuitive concept, fast dynamic response, and flexible tackling of multiple control objectives and constraints [4]–[8]. One important branch of model predictive control is finite-set model predictive control (FS-MPC). In general, the FS-MPC scheme makes the best of VSIs’ discrete nature. It employs a discrete model to predict future system states and applies one optimal switching state obtained by minimizing a performance-dependent cost function. Nevertheless, several challenges hinder its application. Lack of modulation stage leads to significant output ripples, spread harmonic spectra (variable switching frequency), and unwanted triggering of resonances [4], [6], [7].

Several solutions have been presented to reduce the output ripple and/or achieve a fixed switching frequency of FS-MPC schemes. Regarding output ripple reduction, one solution is to increase the prediction horizon, in which the computational burden is significantly raised [9]. There exist solutions for computationally efficient enumeration, but they require a high level of expertise in control theory to understand and implement [10]. Another solution is to modify the cost function. In [11], an integral-error tracking term is added into the cost function, which reduces the steady-state tracking error. In [12], a digital filter is embedded in the cost function to shape the output harmonic spectrum. Similarly, a selective harmonic elimination technique is incorporated into FS-MPC schemes in [13], effectively decreasing the lower-order harmonics. Nonetheless, all of the aforementioned strategies still inherit the problems of the variable switching frequency in conventional FS-MPC schemes, which may cause a spread harmonic spectrum and complex design of output filter.

On the other hand, various fixed-switching-frequency MPC schemes have been proposed [14], [15]. In [14], a deadbeat MPC scheme is proposed. This approach is essentially a continuous-set MPC, and the fixed switching frequency is directly obtained by a modulator. In [15], a switched MPC scheme is proposed, which is implemented by employing the FS-MPC to quickly track the reference during transients while switching to a modulated MPC during steady state. However, the switching threshold is not easy to determine, which may...
cause false triggering. Recently, instead of performing a single voltage vector as conventional FS-MPC schemes, multi-vector MPC schemes are proposed to produce a constant switching frequency [16]–[20]. In [16], a discrete space-vector-modulation based FS-MPC is proposed. However, a significant computational burden is induced due to the numerous virtual vectors, making it challenging to implement in real-time systems. In [17], a two-vector MPC scheme is proposed for torque control of inductive motors. Two voltage vectors with optimal duty cycles are performed per control period, achieving improved steady-state accuracy with a quasi-constant switching frequency. Nevertheless, the control degree of freedom is still limited, and the optimal steady-state performance cannot be guaranteed. In [18], a fixed-switching-frequency multi-vector MPC scheme is proposed for L-filtered grid converters. A vector switching sequence is performed per control period, enhancing the steady-state performance. Moreover, an optimal switching sequence concept is introduced to multi-vector MPC schemes to further reduce the output ripples [19]–[21]. Essentially, the optimal switching sequence provides an optimal way to select the vector switching sequence to be applied. As a result, the steady-state performance is optimal with a constant switching frequency. Nonetheless, all existing optimal-switching-sequence based MPC strategies are designed solely for first-order L-filtered VSIs [19]–[21]. To the best of our knowledge, no reference has reported this control strategy for high-order systems, such as LC or LCL-filtered VSIs. One of the key reasons is that the cross-coupling effect of LC filter is complex to explicitly embed in the design procedure of optimal switching sequence. To be specific, for L-filtered VSIs, the state variable (inductor current) is directly controlled by inverter voltage. Hence, a vector switching sequence can be directly performed to calculate the inductor-current gradient. In contrast, for LC-filtered VSIs, due to the cross-coupling effect between the inductor current and capacitor voltage, the capacitor-voltage gradient cannot be simply obtained by the inverter voltage vector [22]. Consequently, direct implementation of the optimal switching sequence for output voltage control of LC-filtered VSIs becomes very challenging. This challenge also exists in higher-order systems, including current/power control of LCL-filtered grid-tied VSIs.

To tackle the issues above, this paper proposes an improved model predictive voltage control with optimal switching sequence (OSS-MPVC) for LC-filtered VSIs. The contributions are summarized as follows:

1) The OSS-based MPC algorithm is extended to output-voltage control of a second-order LC-filtered VSI, enabling the system to operate with improved output-voltage performance and a constant switching frequency.

2) A ‘one-step estimation’ strategy is proposed to solve the voltage-gradient calculation challenge caused by the state-coupling of LC filter. It provides a generalized way to calculate the control-variable gradient, making it possible to extend the application scope of OSS to the higher-order systems, such as LCL-filtered VSIs.

3) An improved vector switching sequence is proposed, increasing the voltage control degrees of freedom, and reducing output ripple and computational burden compared to prior OSS-MPC schemes.

4) The inter-sample dynamics of the output voltage are explicitly considered in the cost function, further enhancing the steady-state voltage tracking accuracy.

The rest of this paper is organized below. The system description is given in Section II. Section III describes the conventional FS-MPC scheme and its limitations. Section IV elaborates the principle of the proposed OSS-MPVC. Section V gives the simulation and experimental results, and the whole work is concluded in Section VI.

II. SYSTEM DESCRIPTION

A. Working Principle and Control Objectives

The typical topology of an LC-filtered VSI is shown in Fig. 1. First, for a typical three-phase VSI without an output LC filter, its output phase voltage can be derived as [8]

\[
\begin{align*}
 v_{an} &= \frac{V_{dc}}{3} (2S_a - S_b - S_c) \\
 v_{bn} &= \frac{V_{dc}}{3} (2S_b - S_a - S_c) \\
 v_{cn} &= \frac{V_{dc}}{3} (2S_c - S_a - S_b)
\end{align*}
\]

where \(V_{dc}\) is the dc-link voltage, and the three-phase switching states are

\[
\begin{align*}
 S_a &= \begin{cases}
 1, & S_1 \text{ on}, \ S_4 \text{ off} \\
 0, & S_1 \text{ off}, \ S_4 \text{ on}
\end{cases} \\
 S_b &= \begin{cases}
 1, & S_2 \text{ on}, \ S_5 \text{ off} \\
 0, & S_2 \text{ off}, \ S_5 \text{ on}
\end{cases} \\
 S_c &= \begin{cases}
 1, & S_3 \text{ on}, \ S_6 \text{ off} \\
 0, & S_3 \text{ off}, \ S_6 \text{ on}
\end{cases}
\]

TABLE I

<table>
<thead>
<tr>
<th>Index (x)</th>
<th>Switching state (S_a)</th>
<th>Voltage vector (v_{x,x})</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 0 0</td>
<td>0 0</td>
</tr>
<tr>
<td>1</td>
<td>1 0 0</td>
<td>2(V_{dc}/3) 0</td>
</tr>
<tr>
<td>2</td>
<td>1 1 0</td>
<td>(V_{dc}/3) (\sqrt{3}V_{dc}/3)</td>
</tr>
<tr>
<td>3</td>
<td>0 1 0</td>
<td>(-V_{dc}/3) (\sqrt{3}V_{dc}/3)</td>
</tr>
<tr>
<td>4</td>
<td>0 0 1</td>
<td>(-V_{dc}/3) (\sqrt{3}V_{dc}/3)</td>
</tr>
<tr>
<td>5</td>
<td>0 0 1</td>
<td>(-V_{dc}/3) (-\sqrt{3}V_{dc}/3)</td>
</tr>
<tr>
<td>6</td>
<td>1 0 1</td>
<td>(V_{dc}/3) (-\sqrt{3}V_{dc}/3)</td>
</tr>
<tr>
<td>7</td>
<td>1 1 1</td>
<td>0 0</td>
</tr>
</tbody>
</table>

Fig. 1. Typical topology of an LC-filtered standalone VSI.
where the upper-leg switching state \( S = \{ S_0, S_1, S_2 \} \) of are modeled as on “1” and off “0”. For a VSI, there are eight possible switching states and eight inverter voltage vectors \( v_x = v_{\alpha,x} + jv_{\beta,x} \) with \( x \in \{0, 1, \ldots, 7\} \) (\( v_0 = v_7 = 0 \)), which are expressed in complex \( \alpha \beta \) frame as in Table I and Fig. 2.

It can be seen from (1) that the direct output voltage of a VSI is a pulse waveform, which contains a large amount of switching harmonics. To generate a sinusoidal output voltage regulation for linear or nonlinear loads in islanded ac microgrid or uninterruptible power supply applications, a low-pass \( LC \) filter is normally connected to a VSI. Then, by selecting an appropriate cut-off frequency of the \( LC \) filter, the high-frequency harmonics can be significantly attenuated and a sinusoidal voltage can be obtained from the filter capacitance. Hence, the critical control objectives of this paper are to achieve excellent output voltage steady-state tracking performance (with low ripple and THD) and fast dynamic tracking response under load variations, especially under load step change and nonlinear load conditions.

**B. Dynamic Model**

To facilitate the representation of a balanced three-phase VSI system, an amplitude-invariant Clarke transformation is employed to convert the capacitor voltage, inductor current, inverter voltage and load current from the three-phase \( abc \) frame to stationary \( \alpha \beta \) frame as \( v_f, i_f, v, \) and \( i_o \):

\[
\begin{align*}
    v_f &= v_{fa} + jv_{fb} = T_{3/2} [v_{fa} \ v_{fb} \ v_{fc}]^T \\
    i_f &= i_{fa} + ji_{fb} = T_{3/2} [i_{fa} \ i_{fb} \ i_{fc}]^T \\
    v &= v_{\alpha} + jv_{\beta} = T_{3/2} [v_{\alpha} \ v_{\beta} \ v_{\gamma}]^T \\
    i_o &= i_{\alpha} + ji_{\beta} = T_{3/2} [i_{\alpha} \ i_{\beta} \ i_{\gamma}]^T
\end{align*}
\]

with the Clarke transformation as

\[
T_{3/2} = \frac{2}{3} \begin{bmatrix} 1 & -1/2 & -1/2 \\ 0 & \sqrt{3}/2 & -\sqrt{3}/2 \end{bmatrix}
\]

The dynamic model of a second-order \( LC \) filter in \( s \) domain is depicted in Fig. 3. Correspondingly, the continuous-time dynamic model is derived as

\[
\frac{dv_f}{dt} = \frac{1}{C_f}(i_f - i_o)
\]

where \( L_f \) and \( C_f \) are filter inductance and capacitance, \( v_f \) and \( i_f \) are directly measured, \( i_o \) can either be observed or measured, and the latter is employed in this paper [23].

**C. State-Feedback Coupling of \( LC \) Filter**

Based on the dynamics in (7), (8), and Fig. 3, it can be seen that there exists a cross-coupling effect between the system state variables: inductor current \( i_f \) and capacitor voltage \( v_f \). To be specific, the voltage dynamics in (7) are related to the inductor current, while the inductor current dynamics in (8) are also influenced by the capacitor voltage. This cross-coupling effect makes it more difficult to control the capacitor voltage in \( LC \)-filtered VSIs compared to the current in \( L \)-filtered VSIs since capacitor voltage is indirectly regulated by the inductor current (which cannot be directly influenced by the controller) instead of the inverter voltage (which is directly influenced by the controller). It should be noted that system performance may be significantly degraded if this coupling effect is not properly tackled [22].

**III. CONVENTIONAL FS-MPC AND ITS LIMITATIONS**

**A. Conventional Predictive Model**

Based on the dynamic model in (7) and (8), the discrete predictive model of an \( LC \)-filtered VSI is formulated as

\[
\begin{bmatrix} v_{f,k+1}^p \\ v_{o,k+1}^p \end{bmatrix} = \Phi \begin{bmatrix} v_{f,k}^p \\ v_{o,k}^p \end{bmatrix} + \Gamma \begin{bmatrix} i_{f,k}^p \\ i_{o,k}^p \end{bmatrix}
\]

where the coefficient matrices are calculated by

\[
\Phi = e^{A T_s}, \quad \Gamma = \int_0^{T_s} e^{A \tau} B d\tau,
\]

and \( T_s \) is the sampling period.

**B. Delay Compensation**

In digital implementations, to compensate the inherent one-step computational delay, a two-step forward prediction approach is employed, which is implemented by predicting the \((k + 1)\)th instant predicted capacitor voltage \( v_{f,k+2}^p \) based on the \((k + 1)\)th instant predicted values in (9) as

\[
v_{f,k+2}^p = \Phi_{21} v_{f,k+1}^p + \Phi_{22} v_{f,k+1}^p + \Gamma_{21} v_{k+1} + \Gamma_{22} i_{o,k+1}
\]

where \( i_{o,k+1} \) can be substituted by \( i_{o,k} \) since the dynamics of load current are very slow [23].
C. Cost Function Design and Optimal Vector Selection

Generally, the primary control objective of LC-filtered VSIs is to track the reference output capacitor voltage. Hence, the cost function for conventional FS-MPC schemes is designed to minimize the voltage-tracking error below [5]

\[
G_{con} = \left\| v_{f,k}^{ref} - v_{f,k+2}^{p} \right\|^2
\]  

(12)

where \( v_{f,k}^{ref} \) is the reference output voltage, and \( v_{f,k+2}^{p} \) is the compensated predicted voltage obtained from (11).

Next, to select the optimal voltage vector or switching state, the rolling-optimization technique is employed to minimize the cost function. The operating principle of rolling optimization is depicted in Fig. 4. To be specific, the delay compensation is first conducted to estimate the \((k+1)\)th instant output voltage. Then, by enumerating all possible voltage vectors \( v_{k+1} \) in (11), the one that can minimize the cost function (12) is finally determined as the optimal voltage vector and applied to VSIs (see the red line in Fig. 4).

D. Variable Switching Frequency

It can be deduced from Fig. 4 that conventional FS-MPC only applies one voltage vector in a control period. To analyze its switching frequency, Fig. 5 shows two cases of the switching pulses generated by conventional FS-MPC schemes, where \( T_{sw} = 1/f_{sw} \) is the switching period. Since the optimal switching state is directly performed per \( T_s = 1/f_s \), the resulting switching frequency is variable. Fig. 5 (a) depicts a case of 50 % pulse width, which generates a maximum switching frequency of \( f_{sw} \), i.e., half of the sampling frequency. Either increase or decrease from 50 % pulse width will reduce the switching frequency, such as a case in Fig. 5 (b) with a 66.7 % pulse width. Hence, a sufficiently high sampling frequency is required to obtain an effective switching frequency, i.e., desired steady-state performance. It is worth mentioning that a variable switching frequency may cause the drawbacks like large steady-state error, spread harmonic spectrum, and complex output-filter design.

IV. PROPOSED OSS-MPVC SCHEME

To tackle the drawbacks of conventional FS-MPC schemes above, a fixed-switching-frequency OSS-MPVC scheme is proposed in this section, which consists of the following parts: capacitor-voltage gradient derivation, predictive model construction, vector duration calculation, cost function minimization and OSS selection, duty ratio calculation, and pulse generation. The design procedures are elaborated below.

A. Improved Vector Switching Sequence

Prior OSS-MPVC scheme employs a 12-sector-6-segment vector switching sequence [20]. To reduce the computational burden and the steady-state output ripple and THD, considering the switching-transition minimization, an improved 6-sector-8-segment vector switching sequence is proposed in this paper, which is depicted in Table II. Since the sector number of the proposed vector switching sequence is decreased, the computational burden is somewhat decreased.

In essence, the proposed candidate vector switching sequence aims to resemble the switching pattern of a saddle-backed space vector modulation, which can inherently achieve an excellent steady-state performance and a fixed switching frequency [24]. To be specific, for each sector in Fig. 2, two adjacent active voltage vectors and one zero voltage vector are symmetrically applied to the 8 segments in a \( T_s \) (i.e., last 4 segments are equivalent to the first ones, but they occur in a reversed order). Consequently, the proposed space-vector-modulation-like vector switching sequence in \( s \)th sector can be described as

\[
\mathbf{v}_{sli} = \{ v_{v_{sli}(0)}, v_{v_{sli}(1)} \ldots v_{v_{sli}(7)} \}
\]  

(13)

where the subscript \( v_{sli} = \{ v_{sli}(0), v_{sli}(1), \ldots, v_{sli}(7) \} \) is listed in Table II.

It is worth mentioning that the proposed vector switching sequence performs more voltage-vector actions per \( T_s \)
A one-step estimation strategy is proposed. Note from (7) directly predict the future capacitor voltage gradients for each voltage gradient is regulated by the inductor current instead of topology, system order and dynamic model between candidate using vector switching sequence in Table II.

\[
\begin{align*}
\dot{i}_{f\alpha,n,k} & = i_{f\alpha,k} + \frac{T_s}{L_f} (v_{f\alpha,n}(n)_{\alpha,k} - v_{f\alpha,k}) \\
\dot{i}_{f\beta,n,k} & = i_{f\beta,k} + \frac{T_s}{L_f} (v_{f\beta,n}(n)_{\beta,k} - v_{f\beta,k})
\end{align*}
\]

where \(\dot{i}_{f\alpha,n,k}\) and \(\dot{i}_{f\beta,n,k}\) are \(n\)th instant estimated inductor currents when applying each of a zero vector \((n = 0)\) and two different active vectors \((n = 1, 2)\) of the vector switching sequence in Table II.

Then, substituting the \(k\)th instant estimated inductor current in (15) into the measured one in (14), the capacitor-voltage gradient is obtained by

\[
\begin{align*}
\dot{f}_{v_{\alpha},n,k} & = \frac{1}{C_f} (\hat{i}_{f\alpha,n,k} - i_{\alpha,k}) \\
\dot{f}_{v_{\beta},n,k} & = \frac{1}{C_f} (\hat{i}_{f\beta,n,k} - i_{\alpha\beta,k}).
\end{align*}
\]

It is important to mention that the proposed solution can simply tackle the state cross-coupling effect of an \(L\) filter and provides a generalized way to calculate the control-variable gradients for high-order systems. Hence, it is possible to extend the OSS to higher-order systems, such as \(LCL\)-filtered VSIs, which will be verified in Section IV-H later.

C. Trajectory-based Predictive Model

Combined with the vector switching sequence in Table II and the capacitor voltage gradient in (16), the predictive capacitor-voltage trajectories during one \(T_s\) is graphically depicted in Fig. 6.

\[
\begin{align*}
v_{f\alpha,0,k+1} & = v_{f\alpha,k} + 2(f_{v\alpha,1,k} t_{1i} + f_{v\alpha,2,k} t_{2i} + 2 f_{v\alpha,0,k} t_{0i}) \\
v_{f\beta,0,k+1} & = v_{f\beta,k} + 2(f_{v\beta,1,k} t_{1i} + f_{v\beta,2,k} t_{2i} + 2 f_{v\beta,0,k} t_{0i})
\end{align*}
\]

with vector duration satisfying the following relationship

\[
t_{1i} + t_{2i} + 2t_{0i} = T_s/2.
\]

D. Vector Duration Determination

Next, it is required to calculate the voltage-vector duration \(t_{0i}, t_{1i}\) and \(t_{2i}\) in (17) and (18). To optimally track the capacitor-voltage reference within one control period, the optimal vector duration of each candidate vector switching sequence is derived by minimizing the sum of squared voltage-tracking errors

\[
G(t_{1i}, t_{2i}) = v_{\alpha,k+1}^2 + v_{\beta,k+1}^2
\]
where \( v_{\text{ref},k+1} = v_{f,\text{ref},k+1}^p \) and \( v_{f,\beta,k+1} = v_{f,\beta}^p - v_{f,\beta,k+1}^p \) are the predictive output voltage-tracking errors.

Then, the vector duration is obtained using the following minimal-solution conditions:

\[
\begin{bmatrix}
\frac{\partial G(t_{1i},t_{2i})}{\partial t_{1i}} \\
\frac{\partial G(t_{1i},t_{2i})}{\partial t_{2i}}
\end{bmatrix} = 0. \tag{20}
\]

By solving (20), the optimal vector duration \( t_0, t_1 \) and \( t_2 \) are given in (21), (22) and (23), which are shown at the top of this page (refer to Appendix A).

\[ t_{1i} = \frac{(f_{v,\alpha,k} - f_{v,\beta,k})v_{\text{ref},k} + (f_{v,\alpha,k} - f_{v,\beta,k})v_{\text{ref},k} + (f_{v,\alpha,k} - f_{v,\beta,k})T_s}{2(f_{v,\alpha,k} - f_{v,\beta,k}) - f_{v,\alpha,k}f_{v,\beta,k} + f_{v,\alpha,k}f_{v,\beta,k} - f_{v,\alpha,k}f_{v,\beta,k} + f_{v,\alpha,k}f_{v,\beta,k}} \tag{21}
\]

\[ t_{2i} = \frac{(f_{v,\alpha,k} - f_{v,\beta,k})v_{\text{ref},k} + (f_{v,\alpha,k} - f_{v,\beta,k})v_{\text{ref},k} + (f_{v,\alpha,k} - f_{v,\beta,k})T_s}{2(f_{v,\alpha,k} - f_{v,\beta,k}) - f_{v,\alpha,k}f_{v,\beta,k} + f_{v,\alpha,k}f_{v,\beta,k} - f_{v,\alpha,k}f_{v,\beta,k} + f_{v,\alpha,k}f_{v,\beta,k}} \tag{22}
\]

\[ t_{0i} = (T_s/2 - t_{1i} - t_{2i})/2. \tag{23}
\]

E. Cost Function Minimization and OSS Selection

Since the vector duration for the vector switching sequence in Table II has been calculated, the optimal sector needs to be further selected to determine the OSS, which is obtained using FS-MPC’s principle in this paper.

1) Cost Function with Inter-Sample Behavior: Based on the predicted capacitor voltage trajectories in Fig. 6, considering inter-sample voltage behavior at each segment during one \( T_s \), a new cost function is formulated based on the inter-sample capacitor voltage prediction errors of each segment

\[ G_1 = \sum_{j=0}^{7} \left( (v_{f,\alpha,j+1}^\text{ref} - v_{f,\alpha,j+1})^2 + (v_{f,\beta,j+1}^\text{ref} - v_{f,\beta,j+1})^2 \right) \tag{24}
\]

with the recursive form of the predictive output capacitor voltage in each segment as

\[
\begin{align*}
v_{f,\alpha,j+1} &= v_{f,\alpha,j} + f_{v,\alpha,j}kT_i \\
v_{f,\beta,j+1} &= v_{f,\beta,j} + f_{v,\beta,j}kT_i
\end{align*}
\tag{25}
\]

where the initial capacitor voltage \( v_{f,\alpha,0} = v_{f,\alpha,k} \), \( v_{f,\beta,0} = v_{f,\beta,k} \), the gradients \( f_{v,\alpha,k} = f_{v,\alpha,k} = f_{v,\alpha,k} = f_{v,\alpha,k} \), \( f_{v,\alpha,k} = f_{v,\alpha,k} = f_{v,\alpha,k} = f_{v,\alpha,k} \), and the vector duration \( t_{0i} = t_{3i} = t_{4i} = t_{7i} = t_{1i} = t_{6i} = t_{2i} \) due to the symmetrical switching pattern in Fig. 6. The reference \( v_{f,\text{ref}}^\text{ref} \) can be calculated using Lagrange extrapolation technique

\[ v_{f,\text{ref}}^\text{ref} = 10v_{f,k}^\text{ref} - 20v_{f,k}^\text{ref} - 15v_{f,k}^\text{ref} - 4v_{f,k}^\text{ref}. \tag{26}
\]

Fig. 7 shows the differences between the cost function minimization process in conventional FS-MPC and proposed OSS-MPVC with inter-sample behavior. It can be seen that the proposed cost function in (24) is different from that of the conventional FS-MPC scheme in (12). Conventional cost function only aims to minimize the capacitor-voltage tracking error at each sampling instant. In sharp contrast, the proposed cost function is based on the predictive trajectories, which aim to globally minimize the sum of squared inter-sample voltage prediction errors within one \( T_s \) (see the red arrow line in Fig. 7). As a result, the voltage gradient is optimally adjusted in multiple degrees of freedom, and the future output voltage will be controlled closer to its reference, which significantly attenuates the steady-state voltage ripple magnitude.

2) OSS Selection and Duty Ratio Generation: Conventional FS-MPC schemes enumerates 8 single voltage vectors in one \( T_s \) for cost function minimization as shown in Fig. 4. Follow the same principle, the proposed OSS-MPVC enumerates 6 candidate vector switching sequences defined in Table II during each control period. To be specific, by enumerating each sector \( i \) in Table II for the evaluation of \( G_1 \) in (24), the one that minimizes \( G_1 \) becomes the optimal sector: \( i = \text{op} \), and the corresponding vector switching sequence becomes the OSS: \( v_{f,i} = v_{f,\text{op}} \) with the optimal vector duration as \( T_{\text{op}} = \{t_{\text{op}}, t_{1\text{op}}, t_{2\text{op}}\} \).
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.3015540, IEEE Transactions on Power Electronics

Further, the optimal duty ratio of the obtained OSS above is derived in view of the digital implementation. Fig. 8 shows a calculating example of the optimal duty ratio \( d_{opt} \) with an optimal sector \( i = 1 \) (i.e., OSS: \( v_{s1} \)). By calculating the ratio of the high-level duration to the sampling period \( T_s \) using the obtained OSS, the optimal duty ratio can be derived as

\[
\begin{align*}
    d_{a,opt} &= 2 \left( S_{a,v_{sop}(1)} t_{1op} + S_{a,v_{sop}(2)} t_{2op} + t_{loop} \right) / T_s, \\
    d_{b,opt} &= 2 \left( S_{b,v_{sop}(1)} t_{1op} + S_{b,v_{sop}(2)} t_{2op} + t_{loop} \right) / T_s, \\
    d_{c,opt} &= 2 \left( S_{c,v_{sop}(1)} t_{1op} + S_{c,v_{sop}(2)} t_{2op} + t_{loop} \right) / T_s.
\end{align*}
\]

(27)

\[f_{\alpha,n,k}, f_{\beta,n,k}\text{ in (25) should be first updated with their } (k + 1)\text{th instant values using (17)}\]

\[
\begin{align*}
    f_{\alpha,n,k+1} &= f_{\alpha,n,k} + 2(f_{\alpha,n-1} t_{1op} + f_{\alpha,n-2} t_{2op} + 2 f_{\alpha,n-0} t_{loop}), \\
    f_{\beta,n,k+1} &= f_{\beta,n,k} + 2(f_{\beta,n-1} t_{1op} + f_{\beta,n-2} t_{2op} + 2 f_{\beta,n-0} t_{loop}).
\end{align*}
\]

(28)

where \( f_{\alpha,n,k}, f_{\beta,n,k} \) and \( t_{loop}, t_{1op}, t_{2op} \) are optimal capacitor-voltage gradients and vector duration obtained by the OSS (i.e., \( v_{sop}(n), k \)) in the previous control period.

Second, the \( k \)th instant capacitor-voltage gradients \( f_{\alpha,n,k} \) and \( f_{\beta,n,k} \) in (16) should be updated with their \((k + 1)\)th instant values using one-step forward recursion

\[
\begin{align*}
    f_{\alpha,n,k+1} |_{n \in [0,1,2]} &= \frac{1}{C_f} \left( \hat{f}_{\alpha,n,k+1} - i_{\alpha,n,k} \right), \\
    f_{\beta,n,k+1} |_{n \in [0,1,2]} &= \frac{1}{C_f} \left( \hat{f}_{\beta,n,k+1} - i_{\alpha,n,k} \right).
\end{align*}
\]

(29)

\[\hat{f}_{\alpha,n,k+1} = \frac{T_s}{L_f} \left( v_{ref} - v_{fa,k+1} \right) \]

\[\hat{f}_{\beta,n,k+1} = \frac{T_s}{L_f} \left( v_{ref} - v_{fb,k+1} \right) \]

\[\hat{f}_{\alpha,n,k+1} = \frac{T_s}{L_f} \left( v_{ref} - v_{fa,k+1} \right) \]

\[\hat{f}_{\beta,n,k+1} = \frac{T_s}{L_f} \left( v_{ref} - v_{fb,k+1} \right) \]

F. Control-Delay and Dead-Time Compensation

1) Control-Delay Compensation: In digital implementations, there is an inherent computational delay, which may deteriorate the output-voltage performance [8]. To tackle this issue, a two-step ahead prediction technique should be employed [23]. Nevertheless, it is worth mentioning that unlike conventional FS-MPC schemes with only one vector action per control cycle, the proposed scheme performs multi-vector actions. Hence, conventional delay compensation strategy in (11) should be modified for proposed multi-vector OSS-MPC. As shown in Fig. 6, the \( k + 1 \)th instant initial voltage \( v_{fa,0} \) and \( v_{fb,0} \) in (25) should be first updated with their \((k + 1)\)th instant values using (17)

\[
\begin{align*}
    v_{fa,k} &= v_{fa,k+1} - \frac{T_s}{L_f} \left( v_{ref} - v_{fa,k} \right), \\
    v_{fb,k} &= v_{fb,k+1} - \frac{T_s}{L_f} \left( v_{ref} - v_{fb,k} \right).
\end{align*}
\]

(30)

Third, the vector duration \( t_{01}, t_{11} \) and \( t_{21} \) in (21), (22) and (23) should also be modified with their \((k + 1)\)th instant values \( t_{01}, t_{11} \) and \( t_{21} \) based on the \((k + 1)\)th instant gradients in (29) and \( v_{\alpha,k+1} = v_{\alpha,k} - v_{\beta,k+1} \) and \( v_{\beta,k+1} = v_{\beta,k} - v_{\alpha,k+1} \).

In summary, compared with the uncompensated predictive voltage in (25), the predicted output voltage with control-delay compensation is expressed as

\[
\begin{align*}
    v_{fa,k+1} &= v_{fa,k} + v_{fa,k+1}^\prime, \\
    v_{fb,k+1} &= v_{fb,k} + v_{fb,k+1}^\prime.
\end{align*}
\]

(33)

2) Dead-Time Compensation: Practically, the dead time is normally inserted to avoid the breakdown of the VSI legs. However, the dead-time effect causes the output-voltage deviation and deteriorates the steady-state performance as well. To compensate this effect, a simple dead-time compensation strategy is adopted [25]. By online correcting the optimal duty
ratio in (27) according to the polarity of the phase inductor current, the compensated optimal duty ratio is expressed as

$$d_{m, \text{com}} |_{m \in \{a,b,c\}} = d_{m, \text{op}} + \frac{T_d}{T_{sw}} \text{sign}(i_{fm})$$

(34)

where $T_d$ is the dead time, $T_{sw}$ is the switching period, and $i_{fm}$ is the phase inductor current.

The block diagram and overall flowchart of the proposed OSS-MPVC scheme are depicted in Fig. 9 and Fig. 10.

G. Comparison With Prior MPC Schemes

The proposed OSS-MPVC scheme is compared to prior MPC schemes in Table IV. Essentially, deadbeat MPC and OSS-based MPC methods are multi-vector MPC schemes, which can achieve reduced switching ripple and fixed switching frequency compared to single-vector FS-MPC schemes. On the one hand, conventional FS-MPC and deadbeat MPC schemes construct the predictive model based on system dynamics, while that of OSS-based MPC methods is based on the predictive trajectory. Moreover, conventional FS-MPC and deadbeat MPC schemes only consider the system behavior at each discrete sampling instant since they employ the dynamics-based predictive model. In contrast, OSS-based MPC methods fully consider inter-sample behavior due to the trajectory-based predictive model, which can further improve the steady-state performance.

On the other hand, the proposed OSS-MPVC is also different from prior OSS-MPC. First, prior OSS-MPC is solely designed for first-order $L$-filtered VSIs, which cannot handle the gradient-calculation issues in high-order systems, such as $LC$ and $LCL$-filtered VSIs. In contrast, the proposed OSS-MPVC provides a generalized solution to extend the OSS to high-order systems. Second, the proposed 6-sector-8-segment vector switching sequence in Table II is different from that of prior OSS-MPC (12-sector-6-segment, see Table I in [20]). The proposed vector switching sequence performs more vector actions per control period and generates a saddled-backed space-vector-modulation-like duty ratio compared to prior OSS-MPC, thus achieving a lower output ripple and THD. To sum up, the proposed OSS-MPVC scheme can obtain the optimal steady-state output voltage with a constant switching frequency among the four MPC methods.

H. Extension to $LCL$-Filtered Grid-Tied Converters

The typical topology of a third-order $LCL$-filtered grid-tied converter is depicted in Fig. 11. Compared to $L$-filtered VSIs, the output of $LCL$-filtered VSIs is connected to grid instead of loads, whose primary control objective is the grid current instead of the capacitor voltage. Hence, apart from the capacitor-voltage and inductor-current dynamics in (7) and (8), additional grid-current dynamics are described as

$$\frac{di_o}{dt} = \frac{1}{L_g} (v_f - v_g)$$

(35)

where $i_o$ becomes the grid current, $L_g$ is the equivalent grid-side inductance and $v_g$ is the grid voltage.

The design procedures of the proposed method for $LCL$-filtered VSIs are given to verify its versatility to third-order systems. First, the proposed vector switching sequence in Table II is retained. Then, the grid-current gradient is required, which can be derived based on the proposed generalized solution in Section IV-B as

$$f_{g \alpha, n, k} |_{n \in \{0,1,2\}} = \frac{1}{L_g} (\dot{v}_{f \alpha n, k} - v_{g \alpha, k})$$

$$f_{g \beta, n, k} |_{n \in \{0,1,2\}} = \frac{1}{L_g} (\dot{v}_{f \beta n, k} - v_{g \beta, k})$$

(36)

where $f_{g \alpha}$ and $f_{g \beta}$ are the grid-current gradient.
where \( \hat{v}_{f\alpha,n,k} \) and \( \hat{v}_{f\beta,n,k} \) are the estimated capacitor voltage obtained by a one-step capacitor-voltage estimation using the voltage dynamic model in (7)

\[
\begin{align*}
\hat{v}_{f\alpha,n,k} |_{n \in \{0,1,2\}} &= v_{f\alpha,k} + \frac{T_s}{C_f} \left( \hat{i}_{f\alpha,n,k} - \hat{i}_{oa,n,k} \right) \\
\hat{v}_{f\beta,n,k} |_{n \in \{0,1,2\}} &= v_{f\beta,k} + \frac{T_s}{C_f} \left( \hat{i}_{f\beta,n,k} - \hat{i}_{o\beta,n,k} \right)
\end{align*}
\]

(37)

where \( \hat{i}_{f\alpha,n,k} \) and \( \hat{i}_{f\beta,n,k} \) are estimated inductor current in (15).

Further, the capacitor voltage \( v_{f\alpha}, v_{f\beta} \) and its gradients \( f_{\alpha,n,k}, f_{\beta,n,k} \) from (17) to (26) should be replaced by the grid current \( i_o \) and its gradients in (36).

V. SIMULATION AND EXPERIMENTAL RESULTS

A. Testbed Description

In order to verify the effectiveness of the proposed OSS-MPVC, comparative simulations in MATLAB/Simulink with PLECS and experiments using conventional FS-MPC in [5], deadbeat MPC in [14], and prior OSS-MPC (i.e., using prior vector switching sequence in [20]) are carried out. It should be mentioned that the same dead-time compensation strategy is deployed for all four methods to avoid its influence on performance verification. For deadbeat MPC, prior OSS-MPC, and proposed OSS-MPVC, the dead-time compensation (34) is applied. Similarly, for conventional FS-MPC, a modification of (34) is employed (i.e., replacing the duty cycle with the inverter voltage vector). Fig. 12 depicts the experimental setup, which consists of DC sources, a Semikron three-phase VSI with an output LC filter, linear resistance loads, and nonlinear loads. All the four MPC algorithms are implemented in a dSPACE DS1202 PowerPC DualCore 2-GHz processor board with the nominal parameters tabulated in Table V [23], [26]. Regarding the LC filter selection, a larger LC filter can generate a lower THD with smaller output ripples. By following [27], \( L_f = 2.4 \text{ mH} \) is selected according to the maximum allowable current ripple and \( C_f = 15 \mu \text{F} \) is chosen based on the cut-off frequency and the reactive power limit (about 5% of rated power). Then, a cut-off frequency of \( f_c = 840 \text{ Hz} \) is obtained.

B. Switching Frequency and Computational Burden

Switching frequency and computational burden of the four MPC methods are compared in Table VI. It can be deduced that the sampling frequency of deadbeat MPC, prior OSS-MPC and proposed OSS-MPVC schemes are set as 20 kHz since they produce a fixed switching frequency. However, conventional FS-MPC scheme generates a variable switching frequency, its average switching frequency \( f_{asw} \) is evaluated using the following equations [8], [28]

\[
\begin{align*}
\hat{f}_{asw} &= \frac{\sum_{i=m}^{N} sw(i)}{3 \cdot N \cdot T_s} \quad (38) \\
sw(i) &= \sum_{m=a,b,c} |S_{m,k+1} - S_{m,k}| \quad (39)
\end{align*}
\]

where \( N \) is the number of time intervals for average switching frequency calculation. \( S_{m,k+1} \) and \( S_{m,k} \) are the candidate switching state and the applied switching state in the previous step of each phase.

For a fair comparison, the sampling frequency of conventional FS-MPC is set as 50 kHz to obtain an average switching frequency of \( f_{asw} \approx 9.6 \text{ kHz} \), which is similar to that of other three fixed-switching frequency MPC methods, 10 kHz [28]. Besides, the computational cost of the four MPC methods is compared. The total turnaround time is calculated using the dSPACE profiler, which includes A/D conversion and algorithm execution time. Since the sampling rate of the A/D converter is 1MSPS (around 1 \mu s) in dSPACE, the total turnaround time is mainly spent on the A/D conversion, around 8 \mu s (including three-phase voltages, two-phase inductor currents, two-phase load current, and a DC-bus voltage). The remaining is the execution time of the MPC algorithms. It can be deduced from Table VI that the computational burden using proposed OSS-MPVC is somewhat increased (about 1 \mu s) compared to conventional FS-MPC and deadbeat MPC schemes. Nevertheless, the proposed OSS-MPVC scheme somewhat decreases the computational burden compared to prior OSS-MPC schemes.

C. Simulation Results

Fig. 13 shows the simulation results of four MPC methods with a linear load. It can be observed that for conventional FS-MPC, the duty ratio only jumps between 0 and 1 due to the
single-voltage-vector action, leading to a large switching ripple. In contrast, the other three MPC schemes generate a continuous duty ratio varying from 0 to 1 due to the modulation nature. Moreover, the OSS-based MPC methods output a more compact inverter phase voltage with less non-adjacent inverter voltage jumps. Especially, the proposed OSS-MPVC achieves the smoothest saddle-backed duty ratio (without saturation) and the most intensive inverter voltage. Hence, the proposed OSS-MPVC obtains the best steady-state performance with the lowest voltage tracking error. Concerning the dynamic response under a load step change, the proposed method has a similar voltage transient recovery performance (i.e., load-disturbance rejection ability) as prior OSS-MPC but better than that of conventional FS-MPC and deadbeat MPC.

Fig. 14 shows the simulation results of four MPC methods with a nonlinear load. Still, the proposed method maintains the best steady-state performance with the lowest tracking error. Besides, Fig. 14 reflects that the harmonic spectrum of conventional FCS-MPC is widespread, increasing the output-filter design complexity and THD. In contrast, the proposed method achieves a concentrated harmonic spectrum as deadbeat MPC and prior OSS-MPC schemes while it has the lowest THD.

Fig. 15 depicts the simulation results of the sensitivity to model mismatches using the four MPC methods, where the steady-state voltage THD and tracking root mean square error (RMSE) are shown [23]. The results reflect that the sensitivity to model mismatches using four MPC methods varies to a different degree. For conventional FS-MPC and deadbeat MPC, the steady-state performance is more sensitive to inductance mismatches. Either underestimation or overestimation of actual inductance in the controller would somewhat increase the output-voltage RMSE and THD. In contrast, the OSS-
Fig. 15. Simulation comparison of four MPC methods under model mismatch of \( \tilde{L} \) and \( \tilde{C} \). [From top to bottom are output voltage-tracking RMSE and THD of \( v_{fu} \)] (a) Conventional FS-MPC. (b) Deadbeat MPC. (c) Prior OSS-MPC. (d) Proposed OSS-MPVC.

Fig. 16. Simulation results using proposed method on an \( LCL \)-filtered grid converter. (a) Inverter phase voltage. (b) Grid phase voltage and current. (c) Duty ratio. (d) Harmonic spectrum of grid current.

Fig. 17. Simulated average switching loss using four MPC methods with the same linear load \( R_L = 60 \, \Omega \). (a) Conventional FS-MPC. (b) Deadbeat MPC. (c) Prior OSS-MPC. (d) Proposed OSS-MPVC.

Based MPC methods in Figs. 15 (c) and (d) are more stable and less sensitive to model mismatches. Especially, the proposed OSS-MPVC offers the strongest robustness with the lowest RMSE and THD under various model-mismatch conditions.

Fig. 16 depicts the simulation results of the proposed method for \( LCL \)-filtered grid-tied converters to primarily verify the universality to high-order systems, where the grid-current reference \( i_{fu}^{ref} = 6 \, A \), nominal grid-voltage magnitude \( V_g = 326 \, V \) (with 5th, 7th and 11th-order harmonics), and the equivalent grid-side inductance \( L_g \approx 4 \, mH \). As it is shown, the grid current is in phase with the grid voltage. As expected, the duty ratio is similar to the saddle-backed waveform as the \( LC \)-filtered VSI case in Fig. 13 (d). Moreover, the harmonic spectrum of the grid current behaves a fixed switching frequency of 10 kHz and also conforms well with the IEEE Std 1547. The results verify the applicability of the proposed method in high-order power converter systems.

To compare the switching loss with four MPC methods, the switching loss of a semiconductor in a VSI can be calculated as \( P_{loss} = f_{sw}(E_{on} + E_{off}) \) with \( E_{on} \) and \( E_{off} \) as the turn-on and turn-off energy losses. It can be seen that the switching loss is affected by switching energy (a function of conducting current), switching frequency and patterns. Fig. 17 shows the simulated quantitative switching-loss comparison using four MPC methods based on PLECS with the parameters obtained from the datasheet of IGBT modules SKM 50GB123D (1200V and 40 A ratings). As it is shown, the average switching loss using FS-MPC is about 6.6 W, which is slightly lower than deadbeat MPC (about 7.4 W) and proposed OSS-MPVC (about 6.9 W) since the average switching frequency of FS-MPC is slightly lower than 10 kHz. However, the variable switching frequency of FS-MPC results in an uneven switching loss. The prior OSS-MPC generates the minimum switching loss of about 5 W since it has a...
Fig. 19. Steady-state performance with a nominal linear load. (a) Conventional FS-MPC ($v_{fe, \text{RMSE}} = 6.936\, \text{V}$, THD of $v_{fa} = 2.89\%$). (b) Deadbeat MPC ($v_{fe, \text{RMSE}} = 5.695\, \text{V}$, THD of $v_{fa} = 2.32\%$). (c) Prior OSS-MPC ($v_{fe, \text{RMSE}} = 4.697\, \text{V}$, THD of $v_{fa} = 2.06\%$). (d) Proposed OSS-MPVC ($v_{fe, \text{RMSE}} = 2.654\, \text{V}$, THD of $v_{fa} = 1.75\%$).

Fig. 20. Steady-state performance with a diode-rectifier-bridge nonlinear load. (a) Conventional FS-MPC ($v_{fe, \text{RMSE}} = 4.759\, \text{V}$, THD of $v_{fa} = 2.53\%$). (b) Deadbeat MPC ($v_{fe, \text{RMSE}} = 4.465\, \text{V}$, THD of $v_{fa} = 2.03\%$). (c) Prior OSS-MPC ($v_{fe, \text{RMSE}} = 3.347\, \text{V}$, THD of $v_{fa} = 1.98\%$). (d) Proposed OSS-MPVC ($v_{fe, \text{RMSE}} = 2.137\, \text{V}$, THD of $v_{fa} = 1.68\%$).

Fig. 21. Dynamic performance with a linear-load step change. (a) Conventional FS-MPC. (b) Deadbeat MPC. (c) Prior OSS-MPC. (d) Proposed OSS-MPVC.

Fig. 22. Comparison of optimal sector selection and optimal duty ratio using prior and proposed vector switching sequence. [Obtained from dSPACE ControlDesk]. (a) Prior OSS-MPC. (b) Proposed OSS-MPVC.

Fig. 23. Experimental results of sensitivity to model mismatches using four MPC methods. (a) THD. (b) Voltage tracking RMSE.

less switch-transition number per control period (decreased by one-third) compared to deadbeat MPC and the proposed method. Nevertheless, the reduction of the switch transition somewhat increases the output ripple and harmonics. It should be mentioned that the proposed OSS-MPVC has the most uniform switching-loss distribution. Considering the foremost control objective is to achieve a high-quality output voltage, the proposed method can optimally realize it with a slight sacrifice of the switching loss.

Fig. 18 evaluates the impact of dead time on the control performance using four MPC methods. It is known that a larger
dead time would result in a larger output-voltage tracking error [25]. By comparing the figures in Fig. 18, it can be deduced that the dead time causes the voltage deviations for all MPC methods (without dead-time compensation) to a varying degree. The FS-MPC and prior OSS-MPC are more sensitive to the dead-time effect, inducing larger voltage harmonics. In contrast, the proposed method is least affected by the dead-time effect, generating the lowest THD similar to the case with dead-time compensation. All in all, the steady-state performance of four MPC methods can be significantly improved by employing the dead-time compensation, and the comparison of four MPC methods is fair since the same dead-time compensation strategies are deployed.

D. Experimental Results

1) Steady-State Performance Comparison: Fig. 19 and Fig. 20 show the experimental results of the steady-state response using four MPC methods under a linear load and a nonlinear load, where $v_{f_a}$ and $v_{fe}$ are phase voltage reference, output voltage, load current and output voltage tracking error. The same conclusions as in simulations can be drawn that the proposed OSS-MPVC has the smallest steady-state voltage ripple magnitude and tracking RMSE among four MPC methods both under linear and nonlinear loads. Moreover, the harmonic spectra of the output voltage are shown in Fig. 20, which are plotted by MATLAB/Simulink with the experimental data obtained from the oscilloscope. It shows that conventional FS-MPC has a widespread harmonic spectrum due to the single switching action per control period, while the other three MPC methods have a concentrated harmonic spectrum and thus achieve a fixed switching frequency. In particular, the proposed OSS-MPVC results in the lowest THD and the optimal steady-state performance among four MPC methods.

2) Dynamic Performance Comparison: Experimental results of the dynamic response using four MPC methods with a linear load step change are depicted in Fig. 21. As expected, the experimental results are consistent with the simulation results shown in Fig. 13, where the transient voltage fluctuation using the proposed OSS-MPVC is 34 V, which is similar to that using prior OSS-MPC, 32 V. Nevertheless, the transient voltage fluctuation using the proposed OSS-MPVC is still smaller than conventional FS-MPC, 38 V, and deadbeat MPC, 49 V. Hence, the proposed method has faster dynamic response and a better load disturbance rejection ability compared to conventional FS-MPC and deadbeat MPC schemes.

3) OSS Selection and Optimal Duty Ratio: To verify the superiority of the proposed improved 6-sector-8-segment vector switching sequence compared to conventional 12-sector-6-segment vector switching sequence in prior OSS-MPC [19], [20], the optimal sector selection and the resulting optimal duty ratio are experimentally compared in Fig. 22. It can be deduced from Fig. 22 (a) that the optimal sector sequence of the prior OSS-MPC scheme is switched between 1 and 12. Its duty-ratio saturation area (see the green circle in Fig. 22 (a)) and 6-segment vector switching sequence in each control period will induce undesired switching ripple, which would bring adverse effect on the steady-state performance. In contrast, from Fig. 22 (b), the proposed method has a reduced number of 6 switching sectors and a non-saturation saddle-backed duty ratio due to the 8-segment vector switching sequence in Table II. As a result, increased control degrees of freedom of the output voltage, improved steady-state performance, and reduced computational burden can be achieved by the proposed method.

4) Sensitivity to Model Mismatch: Quantitative experimental results of the sensitivity to mismatched $\tilde{C}$ and $L$ (i.e., changing ±50% of nominal $C_f$ and $L_f$ in the four MPC controllers) are depicted in Fig. 23. As expected, it can be seen that both OSS-based MPC methods have similar behavior to model mismatches, i.e., prior OSS-MPC and the proposed method are less sensitive to model mismatches compared to conventional FS-MPC and deadbeat MPC schemes. Nonetheless, it should be noted that the proposed OSS-MPVC scheme still maintains the least sensitivity (strongest robustness) to model mismatches among four MPC methods with the lowest THD and voltage tracking RMSE.

VI. CONCLUSION

This paper presents a multi-vector OSS-MPVC scheme for second-order LC-filtered VSIs, extending the applicable scope of OSS to high-order VSI systems. A reduced output-voltage ripple with a fixed switching frequency is achieved by introducing an improved vector switching sequence. The capacitor-voltage gradient calculation issue caused by the state coupling of $L_c$ filter is solved by proposing a ‘one-step estimation’ technique, which provides a generalized solution to implement the OSS for higher-order systems. The inter-sample voltage dynamics are considered in the cost function, further attenuating the output ripple. Generalized control delay and dead-time compensation scheme for OSS-based MPC schemes are also derived. Simulation and experimental results verify the superiority of the proposed OSS-MPVC.

APPENDIX A

Calculation of Vector Duration

The voltage-vector duration $T_s = \{t_{01}, t_{11}, t_{21}\}$ in (21), (22) and (23) can be calculated based on (20), which yields

$$\frac{dG(t_{11}, t_{21})}{dt_{11}} = 2v_{e\alpha,k+1} \frac{\partial v_{e\alpha,k+1}}{\partial t_{11}} + 2v_{e\beta,k+1} \frac{\partial v_{e\beta,k+1}}{\partial t_{11}}$$

$$= 2v_{e\alpha,k+1} \left(\frac{\partial (v_{e\alpha,k} - 2f_{v_{01},k} t_{11} - 2f_{v_{02},k} t_{21} - 4f_{v_{00},k} t_{01})}{\partial t_{11}} + 2v_{e\beta,k+1} \frac{\partial (v_{e\beta,k} - 2f_{v_{01},k} t_{11} - 2f_{v_{02},k} t_{21} - 4f_{v_{00},k} t_{01})}{\partial t_{11}} \right)$$

$$= 4v_{e\alpha,k+1} (f_{v_{00},k} - f_{v_{01},k}) + 4v_{e\beta,k+1} (f_{v_{00},k} - f_{v_{01},k})$$

$$= 4v_{e\alpha,k+1} + 2(f_{v_{00},k} - f_{v_{01},k}) t_{11} + 2(f_{v_{00},k} - f_{v_{01},k}) t_{21} - 4f_{v_{00},k} t_{01}$$

$$= 0. \quad (40)$$
Similar treatment can be done for $\frac{\partial G(t_1, t_2)}{\partial t_{2i}} = 0$. Then, by offline solving the resulting equation set, $t_{1i}$, $t_{2i}$ and $t_{0i}$ can be obtained, which are shown in (21), (22) and (23).

ACKNOWLEDGMENT

J. Rodriguez acknowledges the support of ANID through projects FB0008, ACT192013 and 1170167.

REFERENCES

Tomislav Dragičević (S’09-M’13-SM’17) received the M.Sc. and the industrial Ph.D. degrees in Electrical Engineering from the Faculty of Electrical Engineering, University of Zagreb, Croatia, in 2009 and 2013, respectively. From 2013 until 2016 he has been a Postdoctoral researcher at Aalborg University, Denmark. From 2016 until 2020 he was an Associate Professor at Aalborg University, Denmark. From 2020 he is a Professor at the Technical University of Denmark. He was a guest professor at Nottingham University, UK during spring/summer of 2018.

His research interest is the application of advanced control, optimization and artificial intelligence inspired techniques to provide innovative and effective solutions to emerging challenges in design, control and cyber-security of power electronics intensive electrical distributions systems and microgrids. He has authored and co-authored more than 230 technical publications (more than 100 of them are published in international journals, mostly in IEEE), 8 book chapters and a book in the field.

He serves as an Associate Editor in the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, in IEEE TRANSACTIONS ON POWER ELECTRONICS, in IEEE Emerging and Selected Topics in Power Electronics and in IEEE Industrial Electronics Magazine. Dr. Dragičević is a recipient of the Končar prize for the best industrial PhD thesis in Croatia, a Robert Mayer Energy Conservation award, and he is a winner of an Alexander von Humboldt fellowship for experienced researchers.

Zhenbin Zhang (S’13-M’16), was born in Shandong, China, in 1984. He received the B.S. degree in electrical engineering and automation in Harbin Engineering University, Harbin, China, in 2008. From 2008 to 2011, he studied in control theory and engineering in Shandong University, Jinan, China. In 2016, he received the Ph.D. degree at the Institute for Electrical Drive Systems and Power Electronics (EAL), Technical University of Munich (TUM), Germany, with “summa cum laude”. From 2016 to 2017, he worked as a Research Fellow and the group-leader for “Modern control strategies for electrical drive” group in EAL of TUM. Since 2017, he has been a full professor and lab-director in Shandong University, Jinan, China.

Dr. Zhang received the VDE-Award, Suedbayern, Germany, in 2017. His research interests include power electronics and electrical drives, sustainable energy systems, smart- and micro-grid.

Jose Rodriguez (M’81-SM’94-F’10) received the Engineer degree in electrical engineering from the Universidad Tecnica Federico Santa Maria, in Valparaiso, Chile, in 1977 and the Dr.-Ing. degree in electrical engineering from the University of Erlangen, Erlangen, Germany, in 1985. He has been with the Department of Electronics Engineering, Universidad Tecnica Federico Santa Maria, since 1977, where he was full Professor and President. Since 2015 he was the President and since 2019 he is full professor at Universidad Andres Bello in Santiago, Chile. He has coauthored two books, several book chapters and more than 400 journal and conference papers.

His main research interests include multilevel inverters, new converter topologies, control of power converters, and adjustable-speed drives. He has received a number of best paper awards from journals of the IEEE. Dr. Rodriguez is member of the Chilean Academy of Engineering. In 2014 he received the National Award of Applied Sciences and Technology from the government of Chile. In 2015 he received the Eugene Mittelmann Award from the Industrial Electronics Society of the IEEE. In years 2014 to 2019 he has been included in the list of Highly Cited Researchers published by Web of Science.

Frede Blaabjerg (S’86–M’88–SM’97–F’03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he got the PhD degree in Electrical Engineering at Aalborg University in 1995. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017 he became a Villum Investigator. He is honoris causa at University Politehnica Timisoara (UPT), Romania and Tallinn Technical University (TTU) in Estonia.

His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has published more than 600 journal papers in the fields of power electronics and its applications. He is the co-author of four monographs and editor of ten books in power electronics and its applications.

He has received 32 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014, the Villum Kann Rasmussen Research Award 2014, the Global Energy Prize in 2019 and the 2020 IEEE Edison Medal. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. In 2019-2020 he serves a President of IEEE Power Electronics Society. He is Vice-President of the Danish Academy of Technical Sciences too. He is nominated in 2014-2019 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world.