Two-stage chaotic Colpitts oscillator

Tamasevicius, Arunas; Mykolaitis, G.; Bumeliene, S.; Cenys, Antanas; Anagnostopoulos, A. N.; Lindberg, Erik

Published in:
Electronics Letters

Publication date:
2001

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):
The optimised results were a population of chromosomes with matching objective values. However, because of the computational complexity and dependence on the feeding system, the frequency response of the input VSWR was not considered as an objective. Thus, the results were also determined according to the travelling-wave mechanism of the TSA [3]. The optimised and measured sample is shown in Fig. 1. The measured frequency responses of the VSWR at the sum/difference ports and the isolation between the two ports, which are the accumulated results of the reflection and cross-coupling of the antenna, the printed duplexer, and the microstrip-waveguide transitions, are shown in Figs. 2 and 3, respectively. The frequency bands for a VSWR < 2:1 were 34.5-40+GHz at the sum-port and 33-40+GHz at the difference-port. The band for an isolation < 26dB was 33.5-40+GHz. The computed and measured radiation patterns of the difference-beam and the sum-beam at the central frequency 37.5GHz are shown in Figs. 4 and 5, respectively. The null-depth of the difference-beam is better than -40dB with a null-slab of ±21°. The sum beamwidth of the sum-beam was 10° (for the E-× H-plane). In addition, the measured gain of the sum-beam was 14dB. Patterns were also measured at 35 and 40GHz. The results of the difference-beams were a null-depth of -28dB with 26° null-slab and -27dB with 48°, respectively; steep slopes at the beam-centre were also obtained. The results of the sum-beams were -3dB beamwidth of 12 × 10° and 14 × 26°, and a gain of 12 and 10dB, respectively. The measured side-lobe levels were satisfactory. The measured cross-polarisation levels were sufficiently low are not presented here for the sake of brevity.

Conclusions: Although the linear-edged CTSA samples in our previous research work produced good VSWR and isolation properties, they were not capable of maximising the slope of the difference beam in a wide band. Although the optimised CTSA configuration appears to be counterintuitive, it performs better in terms of the desired aspects. With the fast development of computers, more refined objectives can be taken into consideration. Therefore, further improvements in terms of both the sum/difference beams and impedance matching are still possible.

References

Two-stage chaotic Colpitts oscillator

A. Tamaševičius, G. Mykolaitis, S. Bumelienė, A. Čenys, A.N. Anagnostopoulos and E. Lindberg

A novel version of the chaotic Colpitts oscillator is proposed. It contains two bipolar junction transistors coupled in series. The resonance loop consists of an inductor and three capacitors. The two-stage oscillator, compared with the classical circuit, enables the fundamental frequency of chaotic oscillations to be increased by a factor of three. The PSpice simulations performed with 9 GHz threshold frequency transistors demonstrate that the highest fundamental frequencies of chaotic behaviour are 1 and 3GHz for the classical and the two-stage Colpitts oscillator, respectively.

Introduction: Classical oscillators such as the Colpitts, the Hartley and the Wien-bridge, are commonly used to generate periodic waveforms. However, with special sets of circuit parameters and
circuity modifications these oscillators can exhibit chaotic behavior. For example, the classical Colpitts oscillator (Fig. 1) with a bipolar junction transistor (BJT) has been demonstrated to generate chaos at the fundamental frequency $f' = 100\text{kHz}$ [1]. Various features of the chaotic Colpitts oscillator have been considered in [2, 3]. Chaos in the Colpitts oscillator has also been studied in the HF range. Using the general purpose 2N2222A type BJT with threshold frequency $f_T = 300\text{MHz}$, chaotic oscillations have been observed at $f' = 25\text{MHz}$ [4]. The PSpice simulations indicate that for chaotic oscillations the highest $f'$ achievable with the 2N2222A type transistor is $-30\text{MHz}$, i.e. ten times less than the $f_T$. Meanwhile periodic oscillations can be generated at frequencies very close to the $f_T$. In the UHF range chaos has been predicted in the Colpitts oscillator with the Avantek AT41486 type BJT ($f_T = 3\text{GHz}$) by means of PSpice simulations at $f' = 250\text{MHz}$ [4]. Very recently, the Colpitts oscillator has been shown experimentally to generate chaos in the UHF range [5]. Employing a 2T938A-2 type transistor (Russian n-p-n silicon BJT with $f_T = 5\text{GHz}$) and a microstrip line based distributed resonator, much more complicated than the L-C1-C2 in Fig. 1, the authors of [5] have demonstrated narrowband (Af = 10%) chaos in the UHF range at $f' = 900$ to $10\text{00MHz}$.

In this Letter we propose a novel version of the chaotic Colpitts oscillator, specifically a two-stage circuit. The modified circuit, compared with the classical Colpitts oscillator, is shown to move the highest fundamental frequency $f'$ from approximately 0.1 to 0.3$f_T$, i.e. essentially closer to the threshold frequency $f_T$.

![Fig. 1 Circuit diagram of classical Colpitts oscillator](image1)

![Fig. 2 Circuit diagram of novel two-stage Colpitts oscillator](image2)

**Modified circuit:** The circuit diagram of the novel chaotic oscillator is presented in Fig. 2. Compared with the classical oscillator (Fig. 1) it contains an extra transistor, Q2, coupled in series with the transistor Q1 (both transistors are in common base configuration), and an extra capacitor, C3. The lower stage based on the Q2 acts as a current source for the upper stage based on the Q1, of both the DC and the AC signals. The emitter of the Q1 is supplied with the feedback signals $V_{C1}$ and $V_{C2}$ via the Q2 and directly from the capacitor C3.

![Fig. 3 Power spectra of $V_{K}$ from classical Colpitts oscillator](image3)

![Fig. 4 Power spectra of $V_{K}$ from two-stage Colpitts oscillator](image4)
Results: To compare the features of the classical Colpitts oscillator and of the novel chaotic oscillator, simulations of the circuits in Figs. 1 and 2 were performed by means of the Electronics Workbench Professional Profes and denote $M_i$ and $M_i^j$ as the matrices used for the evaluation and the interpolation steps, respectively. In the following, we shall use $m_i$ to denote the vector composed of the kth row of $M_i^j$, and $S$ for the set of $N$ distinct points. It is important that $N$ must be large enough, not only to represent the input polynomials, but more importantly the result of the computations.

The technique is very efficient for computing many additions and multiplications in between the mapping and recovery stages, particularly where we can restrict the number of cascaded multiplications to one in any signal flow path. Fortunately, inner product computations, which are heavily used in DSP algorithms, allow this restriction for an arbitrary inner product length.

The advantages of implementing VLSI include reducing the interconnect span in the computational data path; this leads to easier testing and lower power [3]. Since the computations are independent we can also purposely skew the clocks between the independent data paths, thus reducing the clock current spike.

One of the potential advantages of independent computations is the ability to perform fault detection and correction at a much reduced complexity compared to more classical computational fault tolerant techniques. Although this has been previously explored at the circuit level [5], no one has yet taken advantage of the algebraic structure of the MRRNS. In this Letter we open the exploration of a new technique for fault tolerance using the independent computational structure of the MRRNS system.

Error detection: The detection technique we propose is based on being able to easily compute the constant term of the final polynomial since it depends only on the constant term of each of the initial polynomials involved in the computation.

Definition 1: If $u, v$ are two vectors in $GF(p^n)$, we denote $d(u, v)$ the distance between $u$ and $v$ as the number of coordinates in which $u$ and $v$ differ.

Thus, if $u$ is the correct result and $v$ is the vector obtained after the inner product, $d(u, v)$ gives the number of errors. This definition can be seen as an extension of the Hamming distance used in classical coding theory. The following theorem can be used to detect a single error.

Theorem 1: Let $w_i$ be the correct and computed vectors, respectively, and let $Q(x) = q_0 + q_1 x + q_2 x^2 + \ldots + q_{n-1} x^{n-1}$ be the final polynomial. Let us assume $0 \not\equiv m_i$ (this is the case if $0 \not\equiv S$), and $d(w, z) \leq 1$, i.e. that at most one error occurred. Then $d(u, v) = 1$ iff $m_i \equiv \leq 0$. 

Proof: See [6].

Error correction: Let us consider the following example. We compute the inner product $79 \times 47 = 121 \times 25 = 6578$ with correction for one channel in error. We first define four polynomials that correspond to the values $79, 47, 121, 25$; let the indeterminate $x = 8$, and assign the following polynomial representations: $79 \rightarrow -1 + 2x + x^2, 47 \rightarrow -1 + 6x, 121 \rightarrow 1 + 7x + x^2$ and $25 \rightarrow -1 + 3x$. Since the final polynomial is third-order, four distinct points are sufficient for its representation, but to correct for one error, we add a redundant channel; i.e. we compute over five points. We let $S = (1, -1, 1, -2, 2, 3)$. If we express the evaluation step in terms of matrix operations, the vectors composed of the polynomial coefficients now have five co-ordinates, the last one clearly being equal to 0. We also assume that the coefficients of the final polynomial belong to the set $\{-128, \ldots, 128\}$, which allows us to compute over $GF(256)$. Evaluating the polynomials at these five points gives the vectors $w_i = (-2, 2, -1, 17, 4), v_i = (-7, 5, -13, 11, 17), w_0 = (-5, 9, -9, 19, 31)$ and $v_2 = (-2, 4, -5, 7, 10)$. The component-wise operations then give: $w_1 = w_0 \oplus v_1 = (14, 10, 13, 77, -19), w_0 = w_2 \oplus v_2 = (10, 36, 45, -124, 53)$ and $w = w_0 \oplus w_2 = (24, 46, 58, -47, 34)$. The final result is recovered by computing

$$q = M_{256}^{125} \times w$$

The MRRNS system makes use of the fact that every polynomial of degree $n$ can be uniquely defined by its values at $n+1$ distinct points, and that closed arithmetic operations can be performed over completely independent channels [1]. Another advantage of using the reduced dynamic range channels is the ability to implement the arithmetic over finite fields $GF(p^n)$ [2]. If we choose $p$ as a

Fermat prime, i.e. a number of the form $2^k + 1$, modular multiplication can be much simplified [3].

As in [4] we express our algorithm in terms of matrix transformations and denote $M_i$ and $M_i^j$ as the matrices used for the evaluation and the interpolation steps, respectively. In the following, we shall use $m_i$ to denote the vector composed of the kth row of $M_i^j$, and $S$ for the set of $N$ distinct points. It is important that $N$ must be large enough, not only to represent the input polynomials, but more importantly the result of the computations.

The technique is very efficient for computing many additions and multiplications in between the mapping and recovery stages, particularly where we can restrict the number of cascaded multiplications to one in any signal flow path. Fortunately, inner product computations, which are heavily used in DSP algorithms, allow this restriction for an arbitrary inner product length.

The advantages of implementing VLSI include reducing the interconnect span in the computational data path; this leads to easier testing and lower power [3]. Since the computations are independent we can also purposely skew the clocks between the independent data paths, thus reducing the clock current spike.

One of the potential advantages of independent computations is the ability to perform fault detection and correction at a much reduced complexity compared to more classical computational fault tolerant techniques. Although this has been previously explored at the circuit level [5], no one has yet taken advantage of the algebraic structure of the MRRNS. In this Letter we open the exploration of a new technique for fault tolerance using the independent computational structure of the MRRNS system.

Error detection: The detection technique we propose is based on being able to easily compute the constant term of the final polynomial since it depends only on the constant term of each of the initial polynomials involved in the computation.

Definition 1: If $u, v$ are two vectors in $GF(p^n)$, we denote $d(u, v)$ the distance between $u$ and $v$ as the number of coordinates in which $u$ and $v$ differ.

Thus, if $u$ is the correct result and $v$ is the vector obtained after the inner product, $d(u, v)$ gives the number of errors. This definition can be seen as an extension of the Hamming distance used in classical coding theory. The following theorem can be used to detect a single error.

Theorem 1: Let $w_i$ be the correct and computed vectors, respectively, and let $Q(x) = q_0 + q_1 x + q_2 x^2 + \ldots + q_{n-1} x^{n-1}$ be the final polynomial. Let us assume $0 \not\equiv m_i$ (this is the case if $0 \not\equiv S$), and $d(w, z) \leq 1$, i.e. that at most one error occurred. Then $d(u, v) = 1$ iff $m_i \equiv \leq 0$.

Proof: See [6].

Error correction: Let us consider the following example. We compute the inner product $79 \times 47 = 121 \times 25 = 6578$ with correction for one channel in error. We first define four polynomials that correspond to the values $79, 47, 121, 25$; let the indeterminate $x = 8$, and assign the following polynomial representations: $79 \rightarrow -1 + 2x + x^2, 47 \rightarrow -1 + 6x, 121 \rightarrow 1 + 7x + x^2$ and $25 \rightarrow -1 + 3x$. Since the final polynomial is third-order, four distinct points are sufficient for its representation, but to correct for one error, we add a redundant channel; i.e. we compute over five points. We let $S = (-1, 1, -2, 2, 3)$. If we express the evaluation step in terms of matrix operations, the vectors composed of the polynomial coefficients now have five co-ordinates, the last one clearly being equal to 0. We also assume that the coefficients of the final polynomial belong to the set $\{-128, \ldots, 128\}$, which allows us to compute over $GF(256)$. Evaluating the polynomials at these five points gives the vectors $w_i = (-2, 2, -1, 17, 4), v_i = (-7, 5, -13, 11, 17), w_0 = (-5, 9, -9, 19, 31)$ and $v_2 = (-2, 4, -5, 7, 10)$. The component-wise operations then give: $w_1 = w_0 \oplus v_1 = (14, 10, 13, 77, -19), w_0 = w_2 \oplus v_2 = (10, 36, 45, -124, 53)$ and $w = w_0 \oplus w_2 = (24, 46, 58, -47, 34)$. The final result is recovered by computing

$$q = M_{256}^{125} \times w$$

The MRRNS system makes use of the fact that every polynomial of degree $n$ can be uniquely defined by its values at $n+1$ distinct points, and that closed arithmetic operations can be performed over completely independent channels [1]. Another advantage of using the reduced dynamic range channels is the ability to implement the arithmetic over finite fields $GF(p^n)$ [2]. If we choose $p$ as a

Fermat prime, i.e. a number of the form $2^k + 1$, modular multiplication can be much simplified [3].

As in [4] we express our algorithm in terms of matrix transformations and denote $M_i$ and $M_i^j$ as the matrices used for the evaluation and the interpolation steps, respectively. In the following, we shall use $m_i$ to denote the vector composed of the kth row of $M_i^j$, and $S$ for the set of $N$ distinct points. It is important that $N$ must be large enough, not only to represent the input polynomials, but more importantly the result of the computations.

The technique is very efficient for computing many additions and multiplications in between the mapping and recovery stages, particularly where we can restrict the number of cascaded multiplications to one in any signal flow path. Fortunately, inner product computations, which are heavily used in DSP algorithms, allow this restriction for an arbitrary inner product length.

The advantages of implementing VLSI include reducing the interconnect span in the computational data path; this leads to easier testing and lower power [3]. Since the computations are independent we can also purposely skew the clocks between the independent data paths, thus reducing the clock current spike.

One of the potential advantages of independent computations is the ability to perform fault detection and correction at a much reduced complexity compared to more classical computational fault tolerant techniques. Although this has been previously explored at the circuit level [5], no one has yet taken advantage of the algebraic structure of the MRRNS. In this Letter we open the exploration of a new technique for fault tolerance using the independent computational structure of the MRRNS system.