



Impedance Reshaping for Inherent Harmonics in PMSM Drives With Small DC-Link Capacitor

Ding, Dawei; Zhang, Guoqiang; Wang, Gaolin; Ren, Zekun; Mijatovic, Nenad; Dragicevic, Tomislav; Xu, Dianguo

Published in:
IEEE Transactions on Power Electronics

Link to article, DOI:
[10.1109/TPEL.2022.3192052](https://doi.org/10.1109/TPEL.2022.3192052)

Publication date:
2022

Document Version
Peer reviewed version

[Link back to DTU Orbit](#)

Citation (APA):
Ding, D., Zhang, G., Wang, G., Ren, Z., Mijatovic, N., Dragicevic, T., & Xu, D. (2022). Impedance Reshaping for Inherent Harmonics in PMSM Drives With Small DC-Link Capacitor. *IEEE Transactions on Power Electronics*, 37(12), 14265-14279. <https://doi.org/10.1109/TPEL.2022.3192052>

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Impedance Reshaping for Inherent Harmonics in PMSM Drives With Small DC-Link Capacitor

Dawei Ding, *Member, IEEE*, Guoqiang Zhang, *Member, IEEE*, Gaolin Wang, *Senior Member, IEEE*, Zekun Ren, Nenad Mijatovic, *Senior Member, IEEE*, Tomislav Dragičević, *Senior Member, IEEE*, Dianguo Xu, *Fellow, IEEE*

Abstract—Sharp LC resonance peak may enlarge inherent harmonics, dominant harmonics of the supply voltage generated by a three-phase diode rectifier, around the resonance frequency, which will intensify fluctuations of the DC-link voltage and grid currents in motor drives with small DC-link capacitor. In this paper, a novel resonance suppression strategy based on inherent harmonics impedance shaping is proposed specially for three-phase input PMSM drives with small DC-link capacitor. Instead of increasing the damping of the whole system for resonance suppression, the motor side power disturbance can be reduced by designing the impedance for inherent harmonics around LC resonance frequency, based on the new model with the consideration of motor side characteristic. For damping current generation, the angle of the virtual admittance is modified to eliminate the influence of the DC-link voltage sampling delay. Experimental results show the effectiveness of the method on a prototype of electrolytic capacitorless PMSM drive.

Index Terms— LC resonance, impedance reshaping, low power disturbance, small capacitor.

I. INTRODUCTION

Permanent magnet synchronous motors (PMSMs) have been widely applied in home appliances, transportation and other industrial applications [1]-[2]. Large electrolytic capacitors (e-caps) are commonly used in the DC-link of switch mode inverters to maintain a stable DC-link voltage. However, in this topology, over 30% of inverter failure is attributed to e-caps [3]-[4]. On the other hand, film capacitors are especially suitable for power converters due to the higher reliability and longer lifetime [5]-[6]. The use of film capacitors in DC-link would reduce DC-link capacitance to about 1/50 of the original value which in turn extends the conduction time of the diode rectifier leading to improved total harmonic distortion (THD) of the grid side current. Therefore, this kind of inverter, which

is the so-called electrolytic capacitorless motor drive, is especially suitable for the heating, ventilation and air conditioning (HVAC) scenario [7]-[9].

Though electrolytic capacitorless motor drives have many merits such as low cost, high reliability, and better power quality, the control of them is a big challenge. Major issues can be classified into performance of the motor side and suppression of the LC resonance. Considering the performance of the motor side, the inverse proportional correlation can be seen between the DC-link voltage utilization rate and the torque ripple constraints in the high-speed region [10]-[12]. With the demand of practical applications, DC-link overvoltage is another problem that needs to be considered in electrolytic capacitorless motor drives [13]-[15]. From the point view of LC

resonance, it will intensify fluctuations of the DC-link voltage and grid currents, and the system may even become unstable [16]-[21]. The tightly regulated inverter for the motor currents and speed has constant power load (CPL) characteristic, which means the incremental input impedance is negative, and it tends to destabilize the drives. Meanwhile, the LC resonance caused by the input line inductor and the DC-link capacitor will stimulate the inherent harmonics around the resonance frequency. Researches have been carried out to damp the resonance of electrolytic capacitorless motor drives, and they can be classified into hardware-based solutions and control-based solutions.

For hardware-based solutions, some passive components were paralleled to the input inductor or the DC-link capacitor to suppress the resonance of CPL systems [22]. A controlled DC-link shunt compensator was designed to shape the grid current according to IEC61000-3-12 [23]. The merits of these hardware solutions are that they can suppress the resonance of CPL systems effectively no matter how the original system behaves. However, the increase of system volume and cost due to additional passive components and power devices are not preferred, in HVAC applications.

Thus, active damping methods are proposed by regulating the load power to change the system characteristics for LC resonance suppression. An effective active damping method was proposed in [16], which could control the DC-link voltage even in a rapid load changing condition with the properly designed source state estimator. A large-signal stabilization method was proposed by virtually paralleling a capacitor in the DC-link to suppress the LC resonance and increase the motor transient response [13]. A decoupled reference-voltage-based active DC-link stabilization method was utilized in [19] to solve the coupling among the active compensators. In [24], a negative input-resistance compensator was designed to

Manuscript received June 08, 2021; revised March 29, 2022; accepted July 13, 2022. This work was supported by the Research Fund for the National Natural Science Foundation of China (52125701, 51877054). (Corresponding author: Guoqiang Zhang)

Dawei Ding, Guoqiang Zhang, Gaolin Wang, Zekun Ren, and Dianguo Xu are with the School of Electrical Engineering and Automation, Harbin Institute of Technology, Harbin 150001, China (e-mail: dingdawei@hit.edu.cn; ZHGO@hit.edu.cn; WGL818@hit.edu.cn; neaurenzekun@163.com; xudiang@hit.edu.cn). Nenad Mijatovic, and Tomislav Dragičević are with the Center for Electric Power and Energy, Department of Electrical Engineering, Technical University of Denmark, 2800 Kongens Lyngby, Denmark (email: nm@elektro.dtu.dk; tomdr@dtu.dk).

stabilize the motor drive with CPL characteristic, in which the DC-link voltage variation was fed into the current loop to modify the system impedance. In [17], a feed-forward compensation voltage was generated to suppress the resonance by carefully considering the period of the LC oscillation and the rectifier continuous conduction time with the usage of three-phase inductors. In order to further improve the LC resonance suppression effect, the DC-link voltage sampling delay was taken into consideration for compensating voltage generation in [26].

Actually, many kinds of methods are developed as aforementioned above to suppress the LC resonance in electrolytic capacitorless motor drives based on the concept of increasing the system damping, which is an effective and universal solution for resonance suppression in power electronics. However, these methods still have potentials to be improved by considering the specific characteristics of the electrolytic capacitorless motor drives with three-phase input. In fact, only the dominant harmonics of the supply voltage generated by a three-phase diode rectifier, which is so-called inherent harmonics in this paper, around the resonance frequency are amplified. Instead of increasing the damping of the whole system to suppress the sharp resonance peak, the motor side power disturbance may be reduced by a careful design of the impedance at amplified inherent harmonics separately, which is the basic concept of the impedance reshaping method.

In this paper, an inherent harmonics suppression method based on impedance reshaping is proposed for electrolytic capacitorless PMSM drives. The system is modelled by accounting for the DC-link voltage delay and the bandwidth of the current loop. Based on the established system model, a novel impedance reshaping method is proposed. By paralleling virtual admittance, the inherent harmonics around the LC resonance frequency can be suppressed. The novelty of the proposed method, when compared to the existing solutions, is that it can design the impedance of the inherent harmonics separately, which is beneficial for the reduction of the motor power disturbance. Additionally, the DC-link voltage delay is considered for the design of virtual admittance to improve the accuracy of the damping current generation.

This paper proceeds as follows: the modelling of the drive system is presented in Section II. Section III introduces the proposed impedance reshaping method. The experimental results of the proposed method are presented and discussed in Section IV.

II. MODELLING OF ELECTROLYTIC CAPACITORLESS MOTOR DRIVES

A. Topology of Electrolytic Capacitorless Motor Drives

The topology of the three-phase input electrolytic capacitorless motor drive is shown in Fig. 1, which consists of a three-phase diode rectifier front end, an inductor L , a film capacitor C , and a three-phase inverter driving a PMSM. The model accounts for the equivalent line resistor with R . In HVAC application, the grid side inductor is always equipped for the purposed of improving the power quality of the grid current no matter in traditional drive with electrolytic capacitor

or the investigated electrolytic capacitorless drive. It should be noted that, the value of the DC choke can also be reduced in the electrolytic capacitorless motor drive compared with the traditional drive. Normally, the inductance is several mH for drives of several kW [26].

The system faces the stability issue due to the LC resonance described with transfer function denoted as [25]

$$G(s) = \frac{u_{dc}}{u_{rect}} = \frac{u_{dc0}^2}{u_{dc0}^2 LCs^2 + (u_{dc0}^2 RC - P_L L)s + u_{dc0}^2 - P_L R} \quad (1)$$

where u_{dc} is the DC-link voltage, u_{rect} is the rectified voltage, u_{dc0} is the mean value of the DC-link voltage, and P_L is the load power.

The DC-link voltage and the input current are shown in Fig. 2 where there is no DC-link capacitor during the steady state load condition, and also compared with the case with DC-link capacitor of hundreds of μF and infinite value in the same figure. The load current is directly affected to the DC-link voltage since the output power is constant. Along with the increase of DC-link capacitance, the conduction time of the DC-link current will be reduced. Under the extreme condition, the DC-link current shows a pulse wave. So, the DC-link capacitance should be as low as possible to achieve a better shape of the grid current.




Fig. 1. Three-phase input diode rectifier PMSM drives with slim DC-link capacitor.




Fig. 2. DC-link voltage and input current with different capacitances.

The rectified voltage contains harmonics at six times the grid side frequency, which can be expressed as

$$u_{rect} = u_{dN} \left[1 - \sum_{n=1}^{\infty} \frac{2}{(6n)^2 - 1} \cos(6\omega_g nt) \right] \quad (2)$$

where $n=1,2,3,\dots$, $u_{dN} = 3\sqrt{3}u_{peak}/\pi$, u_{peak} is the peak value of the phase voltage, u_{rect} is the rectified voltage, and ω_g is the grid side frequency,

Fig. 3 shows the simulation results of the DC-link voltage u_{dc} responses when $L=2.5$ mH, and $C=30$ μF . The resonance frequency is 580 Hz as shown in Fig. 3(b), thus the inherent

harmonics at the frequency of $6\omega_g$ (300 Hz) and $12\omega_g$ (600 Hz) in u_{dc} as shown in Fig. 3(c) are amplified compared with those in u_{rect} as shown in Fig. 3 (a). Thus, it is important to reshape the impedance at these two frequencies.

B. Modelling Considering Motor Side Characteristics

The equivalent models of the drive are shown in Fig. 4. Normally, the motor side is treated as CPL as shown in Fig. 3(a) for easier understanding of the system [16]. However, the DC-link voltage sampling delay has great impact on damping performance as discussed in [26]. In this paper, the DC-link voltage sampling delay and the bandwidth of the current loop are considered in modelling for improving the harmonic suppression effect as shown in Fig. 4(b).




Fig. 3. Simulation of DC-link voltage response. (a) Inherent harmonics of u_{rect} at the frequencies of $6\omega_g$ and $12\omega_g$. (b) Bode diagram of system transfer function. (c) Inherent harmonics of u_{dc} at the frequencies of $6\omega_g$ and $12\omega_g$.




Fig. 4. Equivalent model of the drive. (a) Motor side is simplified as CPL. (b) Considering motor side characteristics.

Fig. 5 shows the typical time sequence of sampling, calculation and PWM output [27]. Control algorithms take a logical sequential step that yields the PWM signals after the execution. For the n^{th} sampling point, the DC-link voltage is obtained at the peak of the carrier. The control algorithm is executed between the n^{th} and the $(n+1)^{\text{th}}$ sampling points, then the sampled DC-link voltage (u_{dc_s}) is kept as a constant at the beginning of the $(n+1)^{\text{th}}$ sampling point. When applying the typical time sequence, the PWM output is inherently delayed by $0.5T_s$. Therefore, the total DC-link voltage delay, which is the sum of calculation delay and PWM delay is $1.5T_s$, as shown in Fig. 5 where the corresponding voltage is represented as the

equivalent sampled DC-link voltage (u_{dc_e}). Due to the large peak-to-peak DC-link voltage ripple, the voltage error caused by sampling can reach 9% [26].

Considering the DC-link voltage delay, the motor voltages can be expressed as [17]

$$\begin{bmatrix} u_d \\ u_q \end{bmatrix} = \frac{u_{dc}}{u_{dc_e}} \begin{bmatrix} u_{dref} \\ u_{qref} \end{bmatrix} \quad (3)$$

where $u_{d,q}$ are the motor voltages at dq-axes, and $u_{d,qref}$ are the reference of the motor voltages at dq-axes.




Fig. 5. Time sequence of sampling, calculation and PWM output.

Thus, the small-signal model of motor voltages can be derived as

$$\begin{bmatrix} \Delta u_d \\ \Delta u_q \end{bmatrix} = \frac{u_{dc0}}{u_{dc_e0}} \begin{bmatrix} \Delta u_{dref} \\ \Delta u_{qref} \end{bmatrix} + \frac{\Delta u_{dc}}{u_{dc_e0}} \begin{bmatrix} u_{dref0} \\ u_{qref0} \end{bmatrix} - \frac{u_{dc0} \Delta u_{dc_e}}{u_{dc_e0}^2} \begin{bmatrix} u_{dref0} \\ u_{qref0} \end{bmatrix} \quad (4)$$

where $\Delta u_{d,q}$ are the increments of the motor voltages, Δu_{dc} is the increment of the DC-link voltage, Δu_{dc_e} is the increment of the equivalent sampling DC-link voltage, u_{dc_e0} is the mean value of the equivalent sampling DC-link voltage, and $u_{d,qref0}$ are the mean values of the motor voltage references.

Neglecting the losses of the inverter, the power relationship between the grid side and the motor side can be denoted as

$$u_{dc} i_{inv} = \frac{3}{2} (u_d i_d + u_q i_q) \quad (5)$$

where $i_{d,q}$ are the motor currents at dq-axes, and i_{inv} is the inverter input current.

The small-signal model of (5) can be derived as

$$\Delta u_{dc} i_{inv0} + u_{dc0} \Delta i_{inv} = \frac{3}{2} (\Delta u_d i_{d0} + u_{d0} \Delta i_d + \Delta u_q i_{q0} + u_{q0} \Delta i_q) \quad (6)$$

where $\Delta i_{d,q}$ are the increments of the motor currents, Δi_{inv} is the increment of the inverter input current, $i_{d,q0}$ are the mean values of the motor currents, i_{inv0} is the mean value of the inverter input current, and $u_{d,q0}$ are the mean values of the motor voltages.

According to (6), the admittance of the motor side can be obtained as

$$Y_m = -\frac{i_{inv0}}{u_{dc0}} + \frac{3}{2} \left(\frac{u_d(s)}{u_{dc}(s)} \frac{i_{d0}}{u_{dc0}} + \frac{u_{d0}}{u_{dc0}} \frac{i_d(s)}{u_{dc}(s)} + \frac{u_q(s)}{u_{dc}(s)} \frac{i_{q0}}{u_{dc0}} + \frac{u_{q0}}{u_{dc0}} \frac{i_q(s)}{u_{dc}(s)} \right) \quad (7)$$

The relationship between the motor side and the DC side is described in the Appendix. Substituting (A7) and (A8) into (7), the admittance of the motor side can be finally expressed as (8).

$$Y_m = -\frac{i_{inv0}}{u_{dc0}} + \frac{3}{2} \left(\begin{aligned} & \left[(R_s + L_d s) \frac{u_{dref0}}{R_s + L_d s + G_d} - \omega_c L_q \frac{u_{qref0}}{R_s + L_q s + G_q} \right] \frac{1 - e^{-1.5T_d s}}{u_{dc_e0} u_{dc0}} i_{d0} + \frac{u_{dref0}}{R_s + L_d s + G_d} \frac{1 - e^{-1.5T_d s}}{u_{dc_e0} u_{dc0}} u_{d0} \\ & + \left[\omega_c L_d \frac{u_{dref0}}{R_s + L_d s + G_d} + (R_s + L_q s) \frac{u_{qref0}}{R_s + L_q s + G_q} \right] \frac{1 - e^{-1.5T_d s}}{u_{dc_e0} u_{dc0}} i_{q0} + \frac{u_{qref0}}{R_s + L_q s + G_q} \frac{1 - e^{-1.5T_d s}}{u_{dc_e0} u_{dc0}} u_{q0} \end{aligned} \right). \quad (8)$$

The influence of the DC-link voltage delay T_d is illustrated in Fig.6 (a), where the current loop bandwidth ω_{cb} is set as 300 Hz. The motor side shows CPL characteristic when $T_d=0s$ since the phase of Y_m maintains 180° . However, along with the increase of T_d , the phase of Y_m diverges from 180° .

The influence of the current loop bandwidth is shown in Fig. 6(b), where T_d is set as $1.5T_s$. The motor side gets closer to CPL characteristic with the increase of ω_{cb} . As a result, the motor side does not match the CPL characteristic exactly.




Fig. 6. Bode diagram of Y_m . (a) Influence of the DC-link voltage delay. (b) Influence of the current loop bandwidth.

The system transfer function can be obtained by applying Y_m , and denoted as

$$G(s) = \frac{1}{(Ls + R)(Cs + Y_m) + 1}. \quad (9)$$

The proposed impedance reshaping method is designed based on this model on the purpose of achieving better control performance.

III. PROPOSED IMPEDANCE RESHAPING METHOD

A Theory of the Proposed Approach

Paralleling a virtual resistor [16], [28] or capacitor [13], [29] can increase the system damping, and some paralleling

examples are shown in Fig. 7(a). Generally, the damping current is generated from the DC-link voltage without the requirement of additional sensors. The corresponding control block diagram is shown in Fig. 7(b), and the damping current can be denoted as

$$i_{damp} = \begin{cases} \frac{1}{R_{damp}} u_{dc}, & \text{paralleling } R_{damp} \\ C_{damp} \frac{du_{dc}}{dt}, & \text{paralleling } C_{damp} \end{cases} \quad (10)$$

where i_{damp} is the damping current, R_{damp} is the damping resistor, and C_{damp} is the damping capacitor.

Different from increasing the system damping by paralleling virtual resistor or capacitor for resonance suppression as shown in Fig. 8, the proposed method tries to reshape the impedance of inherent harmonics around resonance frequency and the equivalent model is shown in Fig. 8(a). The system transfer function at inherent harmonic frequencies can be derived as

$$G_{damp_n}(s) = \frac{u_{dc_n}}{u_{rect_n}} = \frac{1}{(Ls + R)(Cs + Y_m + Y_{d_n}) + 1} \quad (11)$$

where Y_{d_n} is the virtual admittance at the inherent harmonic frequency, u_{dc_n} is the inherent DC-link voltage harmonic, and u_{rect_n} is the inherent rectified voltage harmonic.




Fig. 7. Scheme of active damping control. (a) Equivalent model. (b) Control block diagram.

Also, the damping current can be expressed as

$$i_{damp_n} = u_{dc_n} Y_{d_n}. \quad (12)$$

The admittance can be expressed as

$$Y_{d_n} = |Y_{d_n}| \cos \theta_{d_n} + j |Y_{d_n}| \sin \theta_{d_n} \quad (13)$$

where $|Y_{d_n}|$ and θ_{d_n} are the magnitude and angle of the virtual admittance, respectively.

Fig. 8(b) shows the block diagram of the proposed control. Firstly, the inherent harmonics in the DC-link voltage are extracted. Then, the paralleled impedance is carefully designed for each inherent harmonic. Actually, the design of the impedance is a key point in the proposed method, which will be discussed in part B.

The expanded control diagram is presented in Fig. 9, where the impedance reshaping strategy is integrated based on the rotor position sensorless control of PMSM [30]. Bandpass filters are used to extract the inherent harmonics of the DC-link voltage. Then, the virtual admittance Y_{d_n} is designed to suppress the inherent harmonics around LC resonance frequency according to Fig. 10 and Fig. 11. The damping voltages in the motor side are generated, as described in [16], and applied in the control scheme to realize the system impedance reshaping.




Fig. 8. Proposed impedance reshaping strategy. (a) Equivalent model. (b) Control block diagram.

B Theoretical Analysis of Virtual Admittance Design

The damping power is the product of damping current and DC-link voltage [18]. The conclusion can be derived by omitting the product of higher order terms, that lower damping

current and inherent DC-link voltage harmonics means lower damping power generated in the motor side. As indicated in (12), the primary task is to design small Y_{d_n} as possible with effective DC-link voltage harmonic suppression. In order to analyze the virtual impedance for each inherent harmonic, the virtual admittance can be rewritten as

$$Y_{d_n} = |Y_{d_n}| \cos \theta_{d_n} + \frac{|Y_{d_n}|}{\omega_{d_n}} \sin \theta_{d_n} s \quad (14)$$

where ω_{d_n} is the frequency of the inherent harmonic.

Substituting (14) into (11), the system transfer function can be expressed as

$$G_{\text{damp}_n}(s) = \frac{1}{(Ls + R) \left(Cs + Y_{m_n} + |Y_{d_n}| \cos \theta_{d_n} \right) + \frac{|Y_{d_n}|}{\omega_{d_n}} \sin \theta_{d_n} s} \quad (15)$$

Considering the experimental platform, LC resonance frequency is 580 Hz. So, impedances at the frequencies of $6\omega_g$ and $12\omega_g$ need to be designed, since they are amplified by the LC resonance. Fig. 10 shows the magnitude of the Bode diagram at the frequency of $6\omega_g$ by applying different Y_{d_1} based on the proposed model. Lower $|G_{\text{damp}_1}|$ and $|Y_{d_1}|$ mean better harmonic suppression ability and less damping power generated in the motor, respectively. The surface is the results of paralleling virtual admittance with different magnitudes and angles. As can be seen, $|G_{\text{damp}_1}|$ is relatively small when θ_{d_1} is set as -1.6 rad. Considering the harmonic suppression level and damping power, $|Y_{d_1}|$ is chosen as 0.04. The dotted line plane is the result by paralleling virtual resistor with the value of 25Ω as shown in Fig. 7(a). As can be seen, with the same magnitude of admittance, the proposed method can reduce $|G_{\text{damp}_1}|$ to 0.63 dB, while the method in Fig. 7(a) just reduces $|G_{\text{damp}_1}|$ to 2.55 dB. That means using the proposed method, the damping power at $6\omega_g$ can be reduced to 83.3% while the harmonic suppression level can be improved to 120%, theoretically.




Fig. 9. Electrolytic capacitorless PMSM drive with impedance reshaping.

Similarly, Fig. 11 shows the results at the frequency of $12\omega_g$. Based on the same principle, $|Y_{d_2}|$ and θ_{d_2} are chosen as 0.03 and -3.4 rad, respectively. The amplitude of the Bode diagram at the frequency of $12\omega_g$ can be reduced to 8.2 dB. The dotted line plane is the result by paralleling virtual resistor with the value of 33Ω and $|G_{damp_2}|$ can be suppressed to 13.8 dB.

The theoretical angles of the virtual admittances can be obtained through Fig. 10 and Fig. 11. However, it should be noted that the DC-link voltage delay needs to be considered when generating the damping current. As shown in (12), the DC-link voltage delay will cause the angle of virtual admittance to diverge from the theoretical value. Fig. 12(a) shows the angle of the virtual admittance considering the DC-link voltage delay. u_{dc_1} is the DC-link voltage component at the frequency of $6\omega_g$. $u_{dc_{e1}}$ is the corresponding equivalent sampling value, which has a phase lag of φ_{e_1} . Consequently, the final value of the virtual admittance angle is obtained by subtracting the phase lag from the theoretical value of θ_{d_1} for precise impedance reshaping. The time delay between the DC-link voltage u_{dc} and the equivalent sampled DC-link voltage u_{dc_e} is $1.5T_d$. The phase delay between u_{dc_1} and $u_{dc_{e1}}$ can be calculated using the following equation

$$\varphi_{e_1} = \frac{6\omega_g}{f_s}. \quad (16)$$

Then the damping current can be expressed as

$$i_{damp_n} = u_{dc_{en}} |Y_{d_n}| \angle(\theta_{d_n} - \varphi_{e_n}). \quad (17)$$

Fig. 12(b) and (c) shows the divergence of the magnitude of the system transfer function caused by the DC-link voltage delay. As can be seen, the DC-link voltage delay increases both $|G_{damp_1}(s)|$ and $|G_{damp_2}(s)|$, which will weaken the harmonic suppression ability of the method.




Fig. 10. Magnitude of the Bode diagram at the frequency of $6\omega_g$ with different virtual admittances.




Fig. 11. Magnitude of the Bode diagram at the frequency of $12\omega_g$ with different virtual admittances.

The harmonics can be suppressed by connecting the damping term in parallel on the inverter side as shown in Fig. 8(a). This method needs to control the inverter input current of the drive system, but it contains harmonic components at the switching frequency, and the relationship between the direct-axis and quadrature-axis currents of the motor is complex. So, it is difficult to achieve effective control. Therefore, the damping term can be equivalent to the output power of the inverter. In this way, the equivalent damping power can be realized through the motor voltage instruction signal as shown in Fig. 13.

The damping voltage vector \mathbf{u}_{damp_n} which produces the damping current i_{damp_n} can be directly calculated from the following equation since the output power of the inverter is equal to the inner production of the inverter voltage vector and the motor current vector


$$i_{damp_n} = \frac{3}{2} \frac{\mathbf{u}_{damp_n} \cdot \mathbf{i}_s}{u_{dc}}. \quad (18)$$

There are infinite solutions of damping vector in (18) because the equation is not a scalar equation but a 2-D vector equation. The solutions lie on the line which is vertical to the current vector as shown in Fig. 14(a). The best solution is the vector with minimum amplitude because the damping voltage is to be added to the current controller [16]. Thus, the damping voltage vector on the axis where the motor current vector lies becomes the optimal solution.


So, the amplitude of damping voltage in the direction of motor current vector can be derived as the following equation

$$|\mathbf{u}_{damp_n}| = \frac{2}{3} \frac{u_{dc} i_{damp_n}}{|\mathbf{i}_s|}. \quad (19)$$


In this study, θ_{d_1} is set as -1.6 rad, and the amplitude of damping voltage is the yellow solid sine wave as shown in Fig. 14(b). If θ_{d_1} deviates from -1.6 rad, the amplitude of damping voltage can be show as the yellow dash sine wave, which has larger peak value and will cause more power disturbance in the motor side.



(a)



(b)



(c)

Fig. 12. Influence of the DC-link voltage delay. (a) Angle of virtual admittance. (b) Magnitude divergence due to voltage delay at the frequency of $6\omega_g$. (c) Magnitude divergence due to voltage delay at the frequency of $12\omega_g$.




Fig. 13. Schematic diagram of damping control by motor power manipulation.




Fig. 14. Relation between the angle of virtual admittance and damping voltage. (a) Direction of damping voltage. (b) Amplitude of damping voltage.

This paper focuses on harmonic suppression due to the LC resonance in electrolytic capacitorless motor drives, which can also improve the power factor of the grid side.

The power factor can be expressed as

$$\text{PF} = \frac{1}{\sqrt{1 + \text{THD}^2}} \cos \varphi \quad (20)$$

where φ is the phase difference between voltage and current.

As can be seen from (20), the reduction of THD can improve the power factor of the grid side.

C Design of Current Loop and Speed Loops

The open-loop transfer function of the d-axis current control loop can be shown as

$$C(s) = \frac{(k_{cp}s + k_{ci})}{s} \frac{1}{R_s + sL_d} \frac{1}{T_s s + 1} \quad (21)$$

where k_{cp} and k_{ci} are the parameters of the current controller, respectively. R_s and L_d are the stator resistance and the d-axis inductance, respectively. T_s is the period of the PWM. Eq. (1.1) can be re-written as

$$C(s) = \frac{k_{cp}}{sL_d} \frac{(s + k_{ci}/k_{cp})}{(s + R_s/L_d)} \frac{1}{T_s s + 1}. \quad (22)$$

In order to increase the dynamic performance of the current loop, the PI parameters should be set to eliminate the electromagnetism inertial element. So, the relation between k_{cp} and k_{ci} can be derived as

$$k_{ci} = \frac{R_s}{L_d} k_{cp}. \quad (23)$$

The closed-loop transfer function of the d-axis current control loop can be expressed as

$$G(s) = \frac{i_d}{i_d^*} = \frac{k_{cp}}{T_s L_d s^2 + L_d s + k_{cp}}. \quad (24)$$

Since $T_s L_d$ is very small compared with L_d , which can be ignored. The closed-loop transfer function of the d-axis current can be simplified as

$$G(s) = \frac{k_{cp}/L_d}{s + k_{cp}/L_d}. \quad (25)$$

As can be seen in (25), the bandwidth of the current loop is k_{cp}/L_d , which means the parameters of the PI controller can be determined by an expected bandwidth of the current loop. For example, if the expected bandwidth is ω_{cb} , then

$$\omega_{cb} = \frac{k_{cp}}{L_d}, \quad (26)$$

$$k_{cp} = \omega_{cb} L_d, \quad (27)$$

$$k_{ci} = \omega_{cb} R_s. \quad (28)$$

In order to achieve a better transient performance of the speed loop, the speed regulator should be carefully designed. The open-loop transfer function of the speed loop can be denoted as

$$H(s) = \left(k_{sp} + \frac{k_{si}}{s} \right) \frac{1}{T_{cb} s + 1} \frac{1}{Js} \quad (29)$$

where T_{cb} is the time constant of the current loop. k_{sp} and k_{si} are the coefficients of the speed regulator, respectively.

With the definition of the cutoff frequency ω_{sb} and the phase margin φ_m of the speed loop, the coefficients of the speed regulator can be derived as

$$k_{sp} = \sqrt{(1 + T_{cb}^2 \omega_{sb}^2)(J^2 \omega_{sb}^2)} \sin \left(\varphi_m - \arctan \left(\frac{1}{\omega_{sb} T_{cb}} \right) + \frac{\pi}{2} \right), \quad (30)$$

$$k_{si} = \omega_{sb} \sqrt{(1 + T_{cb}^2 \omega_{sb}^2)(J^2 \omega_{sb}^2)} \cos \left(\varphi_m - \arctan \left(\frac{1}{\omega_{sb} T_{cb}} \right) + \frac{\pi}{2} \right). \quad (31)$$

In order to simplify the calculation process, the following assumption is made that $T_{cb} \omega_{sb} \ll 1$. Therefore, the coefficients of the speed regulator can be obtained as follows

$$\begin{cases} k_{sp} = J \omega_{sb} \sin \varphi_m \\ k_{si} = J \omega_{sb}^2 \cos \varphi_m \end{cases}. \quad (32)$$

IV. EXPERIMENTAL RESULTS

The proposed impedance reshaping strategy is verified on a 5.5 kW electrolytic capacitorless PMSM drive as shown in Fig. 15. A 30 μF film capacitor and a 2.5 mH DC-link inductor are used. The AC input of the inverter is 380-Vrms (50 Hz). The motor parameters of L_d , L_q , R_s are 7.5 mH, 17.2 mH and 0.265 Ω , respectively. The controller parameters of the current loop are set as $k_{cp}=14$ and $k_{ci}=500$, respectively. The controller parameters of the speed loop are set as $k_{sp}=2.6$ and $k_{si}=167$, respectively. All the control algorithms are implemented in a TMS320F28075 chip. The inverter switching frequency is

fixed at 8 kHz, the same as the current and DC-link voltage sampling frequency as illustrated in Fig. 5. The test PMSM is connected with a load PMSM using a shaft. The load PMSM is working in the regenerating mode, and the regenerated power is consumed in a resistor.




Fig. 15. Experimental platform of the electrolytic capacitorless PMSM drive.

Fig. 16 shows the harmonic suppression at the frequency of $6\omega_g$ using the proposed strategy. The motor operating frequency is 70 Hz, and its output power is 5 kW. The system harmonic suppression effect and the motor side power disturbance are compared while changing the virtual admittance. Fig. 16(a), (b), and (c) show the results when θ_{d_1} is set as -2.4rad, -1.6rad, and -0.7rad, respectively, while $|Y_{d_1}|=0.04$. Along with the increase of θ_{d_1} , the decrement of u_{dc_1} changes from 20.7% to 36.5% and finally to 27.9%. The tendency is consistent with the theoretical analysis as shown in Fig. 10. Meanwhile, the corresponding harmonics of the a-phase motor current changes from 17.7% to 27.6% and

finally to 111.8%. Thus, setting $|Y_{d_1}|=0.04$ and $\theta_{d_1}=-1.6$ rad can suppress the harmonic effectively and will not distort the motor current excessively.

Similarly, the harmonic suppression at the frequency of $12\omega_g$ is shown in Fig. 17, and the motor operates under the same condition. Fig. 17(a), (b), and (c) show the results when θ_{d_2} is set as -2.6 rad, -3.4 rad, and -4 rad, respectively, while $|Y_{d_2}|=0.03$. Along with the increase of θ_{d_2} , the decrement of u_{dc_2} changes from 5.6% to 31.6% and finally to 34.3%. The tendency can meet the theoretical analysis as shown in Fig. 11. Meanwhile, the corresponding harmonics of the a-phase motor current changes from 39.3% to 48.3% and finally to 84.0%. Thus, setting $|Y_{d_2}|=0.03$ and $\theta_{d_2}=-3.4$ rad can suppress the harmonic effectively and will not distort the motor current excessively.

Fig. 18 shows the grid current THD after applying the proposed impedance reshaping method. After enabling Y_{d_1} , THD can be improved from 51% to 39% by comparing Fig 18(b) and (c). By further enabling Y_{d_2} , THD can be improved to 35% as shown in Fig 18(d). It should be noted that, the power factor can also be improved from 0.87 to 0.93, after applying the proposed impedance reshaping method.

Fig. 19 shows the experimental results at the speed of 49 Hz and the load of 25 N·m. By comparing Fig. 19(a) and (b), the shape of the grid current can be improved effectively after applying the proposed impedance reshaping method. However, the torque ripple is improved from 5 N·m to 8 N·m.




Fig. 16. Experimental results of harmonic suppression at the frequency of $6\omega_g$ using different virtual admittance. (a) $|Y_{d_1}|=0.04$, and $\theta_{d_1}=-2.4$ rad. (b) $|Y_{d_1}|=0.04$, and $\theta_{d_1}=-1.6$ rad. (c) $|Y_{d_1}|=0.04$, and $\theta_{d_1}=-0.7$ rad.




Fig. 17. Experimental results of harmonic suppression at the frequency of $12\omega_g$ using different virtual admittance. (a) $|Y_{d2}|=0.03$, and $\theta_{d2}=-2.6$ rad. (b) $|Y_{d2}|=0.03$, and $\theta_{d2}=-3.4$ rad. (c) $|Y_{d2}|=0.03$, and $\theta_{d2}=-4$ rad.

Fig. 20 shows the experimental results at the speed of 70 Hz and the load of 37 N·m. By comparing Fig. 20(a) and (b), the shape of the grid current can be improved effectively after applying the proposed impedance reshaping method. However, the torque ripple is increased from 10 N·m to 12 N·m. It can be concluded that after applying the proposed impedance reshaping method, the quality of the grid current can be improved, but the motor ripple will be increased slightly.






Fig. 18. Experimental waveforms of DC-link voltage and grid current. (a) Whole view. (b) Zoomed view before applying the impedance reshaping method. (c) Zoomed view after enabling Y_{d1} . (d) Zoomed view after enabling Y_{d2} .

Fig. 21 (a) and (b) show the experimental results at the motor frequency of 49 Hz before and after applying the proposed impedance reshaping method, respectively. As can be seen, the shape of the grid current can be improved after applying the impedance reshaping method, however, the speed ripple is increased to 2 Hz. Fig. 22 shows the similar results at

the motor speed of 70 Hz. As can be seen, the speed ripple is also around 2 Hz after applying the proposed method.




Fig. 19. Experimental results at the motor frequency of 49Hz and the load of 25 N·m. (a) Before impedance reshaping. (b) After impedance reshaping.




Fig. 20. Experimental results at the motor frequency of 70 Hz and the load of 37 N·m. (a) Before impedance reshaping. (b) After impedance reshaping.

Fig. 23(a) shows the dynamic process when the speed increases from 49 Hz to 70 Hz without using the proposed method, the DC-link voltage fluctuation reduces from 160 V to 140 V due to the increase of motor power. However, the DC-link voltage fluctuation is maintained at 90 V during the dynamic process by applying the proposed method as shown in Fig. 24(a). The comparison results show that, after applying the proposed method, the DC-link voltage fluctuation can be controlled effectively even in speed dynamic process.

Fig. 23(b) show the DC-link voltage, the torque, the speed and u-phase grid current at steady state. After applying the proposed impedance reshaping method, the torque contains the harmonics at the frequency of DC-link voltage as shown in Fig. 24(b). After applying the proposed impedance reshaping method, the quality of the grid current can be improved, but the torque ripple will increase. The same conclusion can be derived when comparing the results in Fig. 23(c) and Fig. 24(c).




Fig. 21. Experimental results at the motor frequency of 49 Hz. (a) Before impedance reshaping. (b) After impedance reshaping.




Fig. 22. Experimental results at the frequency of 70 Hz. (a) Before impedance reshaping. (b) After impedance reshaping.




Fig.23. Experimental results of dynamic and steady-state performance without using the proposed method. (a) Speed increases from 49 Hz to 70 Hz. (b) Steady-state performance at the speed of 49 Hz. (c) Steady-state performance at the speed of 70 Hz.






Fig.24. Experimental results of dynamic and steady-state performance by using the proposed method. (a) Speed increases from 49 Hz to 70 Hz. (b) Steady-state performance at the speed of 49 Hz. (c) Steady-state performance at the speed of 70 Hz.

Fig 25 shows the FFT analysis of the grid current and the motor current at the motor frequency of 70 Hz and power of 5 kW. Fig. 25 (b) and Fig. 25 (c) show the results with the grid side harmonic suppression method in [16], the grid harmonics can be suppressed when comparing Fig. 25 (a) with Fig. 25 (c). For sacrifice, harmonics in the motor are increased when comparing Fig. 25 (b) and Fig 25 (d). Fig. 25 (e) and Fig. 25 (f) show the experimental results using the proposed method, and the grid harmonics can be suppressed more effectively when comparing Fig. 25 (a) and Fig. 25 (e). δ represents the standard deviation of harmonics. In order to show the superiority of the proposed method, the ratio of standard deviation of the grid side and motor side harmonics after applying different strategies are compared. Taking the harmonics related to 6th of the grid frequency as an example. As can be seen in Fig. 25 (c), Fig. 25 (d), Fig. 25 (e) and Fig. 25 (f), $\delta_1 / \delta_3 = 1.67$ and $\delta_5 / \delta_7 = 1.91$, which means the proposed method can achieve better grid side harmonics suppression effect with lower motor side disturbance.

The comparisons of the method in [16] and the proposed method are shown in Table I. The proposed method has satisfactory performance the grid current and the motor current.






Fig. 25. FFT analysis of the grid current and the motor current. (a) Result of the grid current without using grid side harmonic suppression methods. (b) Result of the motor current without using grid side harmonic suppression methods. (c) Result of the grid current with the grid side harmonic suppression method in [16]. (d) Result of the motor current with the grid side harmonic suppression method in [16]. (e) Result of the grid current with proposed grid side harmonic suppression method. (f) Result of the motor current with proposed grid side harmonic suppression method.

TABLE I
COMPARISONS OF THE METHOD IN [16] AND THE PROPOSED METHOD

Items	Ratio of standard deviation of the grid side and motor side harmonics	
Method in [16]	$\delta_1 / \delta_3 = 1.67$	$\delta_2 / \delta_4 = 0.88$
Proposed method	$\delta_5 / \delta_7 = 1.91$	$\delta_6 / \delta_8 = 3.58$

Fig. 26 shows the statistics of the grid current THD under different inverter output powers. The conclusion can be obtained that, after enabling the proposed impedance reshaping method, THD can always be improved under different power conditions.




Fig. 26. Experimental results of the grid current THD under different output powers.

Fig. 27 shows the experimental results of the power factor in the grid side under different output power. The conclusion can be obtained that, the power factor can be improved using the proposed method under different power conditions.




Fig. 27. Experimental results of the power factor in the grid side under different output powers.

V. CONCLUSION

This paper focuses on harmonic suppression due to the LC resonance in electrolytic capacitorless motor drives. The system model is derived by taking the DC-link voltage delay and the bandwidth of the current loop into consideration. Instead of increasing the system damping for LC resonance suppression, the motor side power disturbance can be reduced with more effective harmonic suppression by carefully tackling with the inherent harmonics around LC resonance frequency. Also, the angle of virtual admittance is compensated by taking the sampling delay of the DC-link voltage into consideration to achieve a more accurate damping current. The proposed algorithm integration is easy for industrial application and does not require additional hardware circuits. Experimental results show the effectiveness of the proposed method, the DC-link voltage fluctuation can be reduced from 130V to 90V, and THD of the grid currents can be improved from 51% to 35% at 5kW.

APPENDIX

Due to the sampling delay, the relationship between equivalent sampling DC-link voltage and DC-link voltage can be derived as

$$u_{dc_e}(s) = u_{dc}(s)e^{-1.5sT_s} \quad (A1)$$

The small-signal model of motor voltages in (4), the relationship between the DC-link voltage and motor voltages can be obtained

$$\begin{bmatrix} u_d(s) \\ u_q(s) \end{bmatrix} = \frac{u_{dc0}}{u_{dc_e0}} \begin{bmatrix} u_{dref}(s) \\ u_{qref}(s) \end{bmatrix} + \frac{u_{dc}(s)}{u_{dc_e0}} \begin{bmatrix} u_{dref0} \\ u_{qref0} \end{bmatrix} - \frac{u_{dc0}u_{dc}(s)e^{-1.5T_s s}}{u_{dc_e0}^2} \begin{bmatrix} u_{dref0} \\ u_{qref0} \end{bmatrix} \quad (A2)$$

The mathematical model of PMSM can be expressed as

$$\begin{bmatrix} u_d(s) \\ u_q(s) \end{bmatrix} = \begin{bmatrix} R_s + L_d s & -\omega_e L_q \\ \omega_e L_d & R_s + L_q s \end{bmatrix} \begin{bmatrix} i_d(s) \\ i_q(s) \end{bmatrix} \quad (A3)$$

where R_s is the stator resistance, $L_{d,q}$ are the inductance at dq-axes, and ω_e is the motor speed.

In this paper, the typical vector control method is applied, so the voltage references can be denoted as

$$\begin{bmatrix} u_{dref}(s) \\ u_{qref}(s) \end{bmatrix} = \begin{bmatrix} -G_d & -\omega_e L_q \\ \omega_e L_d & -G_q \end{bmatrix} \begin{bmatrix} i_d(s) \\ i_q(s) \end{bmatrix} \quad (A4)$$

in which G_d and G_q are current regulators, and can be expressed as

$$G_d = \omega_{cb} L_d + \frac{\omega_{cb} R_s}{s}, G_q = \omega_{cb} L_q + \frac{\omega_{cb} R_s}{s} \quad (A5)$$

where ω_{cb} is the bandwidth of the current loop.

Consequently, the relationship between the motor currents and the DC-link voltage can be obtained as

$$\begin{bmatrix} R_s + L_d s + \frac{u_{dc0}}{u_{dc_e0}} G_d & -\omega_e L_q + \frac{u_{dc0}}{u_{dc_e0}} \omega_e L_q \\ \omega_e L_d - \frac{u_{dc0}}{u_{dc_e0}} \omega_e L_d & R_s + L_q s + \frac{u_{dc0}}{u_{dc_e0}} G_q \end{bmatrix} \begin{bmatrix} i_d(s) \\ i_q(s) \end{bmatrix} = \frac{u_{dc}(s)}{u_{dc_e0}} \begin{bmatrix} u_{dref0} \\ u_{qref0} \end{bmatrix} - \frac{u_{dc0} u_{dc}(s) e^{-1.5T_s}}{u_{dc_e0}^2} \begin{bmatrix} u_{dref0} \\ u_{qref0} \end{bmatrix} \quad (A6)$$

The mean values of DC-link voltage and equivalent sampling DC-link voltage can be regarded as the same, so (A6) can be simplified to

$$\begin{bmatrix} i_d(s) \\ i_q(s) \end{bmatrix} = \frac{1 - e^{-1.5T_s}}{u_{dc_e0}} u_{dc}(s) \begin{bmatrix} \frac{u_{dref0}}{R_s + L_d s + G_d} \\ \frac{u_{qref0}}{R_s + L_q s + G_q} \end{bmatrix} \quad (A7)$$

The relationship between the motor voltages and the DC-link voltage can also be obtained as

$$\begin{bmatrix} u_d(s) \\ u_q(s) \end{bmatrix} = \begin{bmatrix} R_s + L_d s & -\omega_e L_q \\ \omega_e L_d & R_s + L_q s \end{bmatrix} \begin{bmatrix} \frac{u_{dref0}}{R_s + L_d s + G_d} \\ \frac{u_{qref0}}{R_s + L_q s + G_q} \end{bmatrix} \frac{1 - e^{-1.5T_s}}{u_{dc_e0}} u_{dc}(s) \quad (A8)$$

REFERENCES

- [1] G. Wang, R. Liu, N. Zhao, D. Ding, and D. Xu, "Enhanced linear ADRC strategy for HF pulse voltage signal injection-based sensorless IPMSM drives," *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 514-525, Mar. 2019.
- [2] S. S. Badini, and V. Verma, "A new stator resistance estimation technique for vector-controlled PMSM drive," *IEEE Trans. Ind. Appl.*, vol. 56, no. 6, pp. 6536-6545, Nov.-Dec. 2020.
- [3] W. Rohouma, M. Metry, R. S. Balog, A. A. Peerzada, and M. M. Begovic, "Adaptive MPC-based cost function for capacitorless VAR compensator in distribution networks," in *proc. IEEE COMPEL*, 2020, pp. 1-6.
- [4] D. Bao, X. Pan, Y. Wang, H. Huang, and B. Wu, "Integrated-power-control-strategy-based electrolytic capacitor-less back-to-back converter for variable frequency speed control system," *IEEE Trans. Ind. Electron.*, vol. 67, no. 12, pp. 10065-10074, Dec. 2020.
- [5] X. Huang, X. Ruan, J. Fang, and S. Kan, "A Virtual impedance based control scheme for modular electrolytic capacitor-less second harmonic current compensator," *IEEE Trans. Ind. Electron.*, vol. 68, no. 1, pp. 198-209, Jan. 2021.
- [6] T. Shinagawa, K. Ohishi, Y. Yokokura, and T. Inoue, "Harmonics reduction control of source current electrolytic capacitorless inverter for position-sensorless drive system of induction motors," in *proc. IEEE ICEMS*, 2021, pp. 928-933.
- [7] K. Abe, H. Haga, K. Ohishi and Y. Yokokura, "Direct DC-link current control considering voltage saturation for realization of sinusoidal source current waveform without passive components for IPMSM drives," *IEEE Trans. Ind. Electron.*, vol. 65, no. 5, pp. 3805-3814, May 2018.
- [8] D. Wang, K. Lu, P. O. Rasmussen, L. Mathe, Y. Feng, and F. Blaabjerg, "Voltage modulation using virtual positive impedance concept for active damping of small DC link drive system," *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10611-10621, Dec. 2018.
- [9] S. Kim, and J. K. Seok, "Induction motor control with a small DC link capacitor inverter fed by three-phase diode front-end rectifiers," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2713-2720, May 2015.
- [10] J. K. Seok and S. Kim, "Hexagon voltage manipulating control (HVMC) for AC motor drives operating at voltage limit" *IEEE Trans. Ind. Appl.*, vol. 51, no. 5, pp. 3829-3837, Sept.-Oct. 2015.
- [11] D. Ding, G. Wang, N. Zhao, G. Zhang, D. Xu, "Enhanced flux-weakening control method for reduced DC-link capacitance IPMSM drives," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7788-7799, Aug. 2019.
- [12] A. Yoo, S. K. Sul, H. Kim and K. S. Kim, "Flux-weakening strategy of an induction machine driven by an electrolytic-capacitor-less inverter" *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 1328-1336, May-June 2011.
- [13] P. Magne, D. Marx, B. N. Mobarakeh, and S. Pierfederici, "Large-signal stabilization of a DC-link supplying a constant power load using a virtual capacitor: impact on the domain of attraction," *IEEE Trans. Ind. Appl.*, vol. 48, no. 3, pp. 878-887, May-June 2014.
- [14] D. Ding, G. Wang, N. Zhao, G. Zhang, D. Xu, "An anti-overvoltage control scheme for electrolytic capacitorless IPMSM drives based on stator current vector orientation," *IEEE Trans. Ind. Electron.*, vol. 67, no. 5, pp. 3517-3527, May 2020.
- [15] Z. Qian, W. Yao, and K. Lee, "Dynamic DC link over-voltage mitigation method in electrolytic capacitor-less adjustable speed drive systems" in *Proc. IEEE Energy Convers. Cong. Expo.*, 2018, pp. 4628-4632.
- [16] W. Lee and S. K. Sul, "DC-Link voltage stabilization for reduced DC-link capacitor inverter," *IEEE Trans. Ind. Appl.*, vol. 50, no. 1, pp. 404-414, Jan.-Feb. 2014.
- [17] L. Mathe, L. Torok, D. Wang and D. Sera, "Resonance reduction for AC drives with small capacitance in the DC link," *IEEE Trans. Ind. Appl.*, vol. 53, no. 4, pp. 3814-3820, May-Aug. 2017.
- [18] H. Mosskull, "Optimal DC-link stabilization design," *IEEE Trans. Ind. Electron.*, vol. 62, no. 8, pp. 5031-5044, Aug. 2015.
- [19] Y. A. I. Mohamed, A. A. A. Radwan, and T. K. Lee, "Decoupled reference voltage based active DC-link stabilization for PMSM drives with tight-speed regulation," *IEEE Trans. Ind. Electron.*, vol. 59, no. 12, pp. 4523-4536, Dec. 2012.
- [20] Z. Zheng, W. Song, and H. Lin, "A stabilization control for PMSM drive system equipped with reduced dc-link capacitor," in *Proc. IEEE CIEEC*, 2019, pp. 1518-1523.
- [21] P. Liutanakul, A. B. Awan, S. Pierfederici, B. N. Mobarakeh, and F. M. Tabar, "Linear stabilization of a DC bus supplying a constant power load: a general design approach," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 475-488, Feb. 2010.
- [22] M. Cespedes, T. L. Xing, J. Sun, "Constant-power load system stabilization by passive damping," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 1832-1836, July 2011.
- [23] H. Shin, Y. Son, and J. I. Ha, "Grid current shaping method with DC-link shunt compensator for three-phase diode rectifier-fed motor drive system," *IEEE Trans. Power Electron.*, vol. 32, no. 2, pp. 1279-1288, Feb. 2017.
- [24] X. Liu, A. J. Forsyth and A. M. Cross, "Negative input-resistance compensator for a constant power load," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3188-3196, Dec. 2007.
- [25] K. Pietilainen, L. Harnefors, A. Petersson, and H. P. Nee, "DC-link stabilization and voltage sag ride-through of inverter drives," *IEEE Trans. Ind. Electron.*, vol. 53, no. 4, pp. 1261-1268, Aug. 2006.
- [26] L. Mathe, H. Rosendal, R. Lazar, and M. Ciobotaru, "DC-link compensation method for slim DC link drives fed by soft grid" in *Proc. IEEE International Symposium on Ind. Electron.*, 2010, pp. 1236-1241.
- [27] B. H. Bae and S. K. Sul, "A compensation method for time delay of full-digital synchronous frame current regulator of PWM AC drives," *IEEE Trans. Ind. Appl.*, vol. 39, no. 3, pp. 802-810, May.-Jun. 2003.
- [28] Y. A. I. Mohamed, A. A. A. Radwan, and T. K. Lee, "Decoupled reference voltage based active DC link stabilization for PMSM drives with tight-speed regulation," *IEEE Trans. Ind. Electron.*, vol. 59, no. 12, pp. 4523-4536, Dec. 2012.
- [29] M. Wu, and D. D. C. Lu, "A novel stabilization method of LC input filter with constant power loads without load performance compromise in DC microgrids," *IEEE Trans. Ind. Electron.*, vol. 62, no. 7, pp. 4552-4562, July 2015.
- [30] G. Zhang, G. Wang, D. Xu, and N. Zhao, ADALINE-network-based PLL for position sensorless interior permanent magnet synchronous motor drives, *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1450-1460, April 2016.

IEEE POWER ELECTRONICS REGULAR PAPER



Dawei Ding (M'18) received the B.S and M.S degrees in Electrical Engineering from Hefei University of Technology, in 2014 and 2017, respectively, and the Ph.D degree in Electrical Engineering from Harbin Institute of Technology (HIT), in 2021. Currently, he is an Assistant Professor in School of Electrical Engineering and Automation, HIT. From 2020 to 2021, he was a visiting Ph.D in Technical University of Denmark. He has authored more than 10 journal papers in IEEE

Transactions. His current research interests include advanced control of permanent magnet synchronous motor drives and electrolytic capacitorless AC motor drives.



Guoqiang Zhang (M'18) received the B.S. degree in electrical engineering from Harbin Engineering University, Harbin, China, in 2011, and the M.S. and Ph.D. degrees in electrical engineering from the Harbin Institute of Technology, Harbin, China, in 2013 and 2017, respectively.

Since 2017, he has been with the Department of Electrical Engineering, Harbin Institute of Technology, where he is currently an Associate Professor. His current

research interests include control of electrical drives, and parameter identification technique.

Dr. Zhang serves as an Associate Editor for the Journal of Power Electronics.



Gaolin Wang (M'13, SM'18) received the B.S., M.S. and Ph.D. degrees in Electrical Engineering from Harbin Institute of Technology, Harbin, China, in 2002, 2004 and 2008 respectively.

In 2009, he joined the Department of Electrical Engineering, Harbin Institute of Technology as a Lecturer, where he has been a Full Professor of Electrical Engineering since 2014. From 2009 to 2012, he was a Postdoctoral Fellow in Shanghai Step Electric

Corporation, where he was involved in the traction machine control for direct-drive elevators. He has authored more than 100 technical papers published in journals and conference proceedings. He is the holder of 10 Chinese patents. His current major research interests are AC motor drives.

Dr. Wang served as a Guest Associate Editor of IEEE Transactions on Industrial Electronics, an Associate Editor of IEEE Access, IET Electric Power Applications, and Journal of Power Electronics.



Zekun Ren received the B.S. degree in Electrical Engineering and Automation from Northeast Agricultural University, Harbin, China, in 2020, and the M.S. degree in Electrical Engineering from Harbin Institute of Technology (HIT), Harbin, China, in 2022. Currently, he is working toward the Ph.D. degree in power electronics and electrical drives in the School of Electrical Engineering and Automation, Harbin Institute of Technology. His current research interest includes electrolytic capacitorless motor drives.



Nenad Mijatovic after obtaining his Dipl.Ing. education in Electrical Power Engineering at University of Belgrade, Serbia in 2007, was enrolled as a doctoral candidate at Technical University of Denmark. He received his Ph.D. degree from Technical University of Denmark. Upon completion of his PhD, he continued work within the field of wind turbine direct-drive concepts as an Industrial PostDoc. Dr. N. Mijatovic currently holds position of Associate Professor at

Technical University of Denmark.

He is a member of IEEE since 2008 and senior member of IEEE since 2018 and his field of interest and research includes novel electrical machine drives/actuator designs, operation, control and diagnostic of electromagnetic assemblies, advance control of drives and grid connected power electronics, energy storage and eMobility.



Tomislav Dragičević (S'09-M'13-SM'17) received the M.Sc. and the industrial Ph.D. degrees in Electrical Engineering from the Faculty of Electrical Engineering, University of Zagreb, Croatia, in 2009 and 2013, respectively. From 2013 until 2016 he has been a Postdoctoral researcher at Aalborg University, Denmark. From 2016 until 2020 he was an Associate Professor at Aalborg University, Denmark. Currently, he is a Professor at the Technical University of Denmark.

His research interest is application of advanced control, optimization and artificial intelligence inspired techniques to provide innovative and effective solutions to emerging challenges in design, control and cyber-security of power electronics intensive electrical distributions systems and microgrids. He has authored and co-authored more than 300 technical publications, 8 book chapters and a book in the field.

He serves as an Associate Editor in the IEEE Transactions on Industrial Electronics, in IEEE Transactions on Power Electronics, in IEEE Emerging and Selected Topics in Power Electronics and in IEEE Industrial Electronics Magazine.



Dianguo Xu (M'97-SM'12-F'16) received the B.S. degree in Control Engineering from Harbin Engineering University, Harbin, China, in 1982, and the M.S. and Ph.D. degrees in Electrical Engineering from Harbin Institute of Technology (HIT), Harbin, China, in 1984 and 1989, respectively.

In 1984, he joined the Department of Electrical Engineering, HIT as an assistant professor. Since 1994, he has been a professor in the Department of Electrical Engineering, HIT. He was the Dean of School of Electrical Engineering and Automation, HIT from 2000 to 2010. He is now the vice president of HIT. His research interests include renewable energy generation technology, power quality mitigation, sensorless vector controlled motor drives, high performance servo system. He published over 600 technical papers.

Dr. Xu is a Fellow of IEEE, an Associate Editor of the IEEE Transactions on Industrial Electronics and the IEEE Journal of Emerging and Selected Topics in Power Electronics. He serves as Chairman of IEEE Harbin Section.