Decentralised control method for DC microgrids with improved current sharing accuracy

Yang, Jie; Jin, Xinmin; Wu, Xuezhi; Acuna, Pablo; Aguilera, Ricardo P.; Morstyn, Thomas; Agelidis, Vassilios

Published in:
I E T Generation, Transmission and Distribution

Link to article, DOI:
10.1049/iet-gtd.2016.0295

Publication date:
2017

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):
Decentralised control method for DC microgrids with improved current sharing accuracy

Jie Yang\(^1\), Xinmin Jin\(^1\), Xuezhi Wu\(^1\), Pablo Acuna\(^2\), Ricardo P. Aguilera\(^3\), Thomas Morstyn\(^2\), Vassilios G. Agelidis\(^4\)

\(^1\)National Active Distribution Network Technology Research Center, Beijing Jiaotong University, Beijing, People’s Republic of China
\(^2\)School of Electrical Engineering and Telecommunications, University of New South Wales, Sydney, Australia
\(^3\)School of Electrical, Mechanical and Mechatronic Systems, University of Technology Sydney, Sydney, Australia
\(^4\)Electric Power and Energy (CEE), Department of Electrical Engineering, Technical University of Denmark, Kgs. Lyngby, Denmark

E-mail: jieyang@bjust.edu.cn

Abstract: A decentralised control method that deals with current sharing issues in dc microgrids (MGs) is proposed in this study. The proposed method is formulated in terms of ‘modified global indicator’ concept, which was originally proposed to improve reactive power sharing in ac MGs. In this work, the ‘modified global indicator’ concept is extended to coordinate dc MGs, which aims to preserve the main features of the decentralised control method but with improved current sharing accuracy. The proposed controller employs its own communication links, central controller or knowledge of the microgrid topology and parameters. This global indicator is inserted between current and voltage variables by adopting a virtual capacitor, which directly produces an output current sharing performance that is less relied on mismatches of the multi-bus network. Meanwhile, a voltage stabiliser is complementary developed to maintain output voltage magnitude at steady state through a shunt virtual resistance. The operation under multiple dc-buses is also included in order to enhance the applicability of the proposed controller. A detailed mathematical model including the effect of network mismatches is derived for analysis of the stability of the proposed controller. The feasibility and effectiveness of the proposed control strategy are validated by simulation and experimental results.

1 Introduction

The concept of microgrids (MGs) has been introduced in order to provide optimal and reliable operation to power systems by integrating and utilising distributed energy resources (DERs) \([1]\). According to the voltage type of the main bus, MGs can be distinguished as ac and dc MGs \([2, 3]\). Although goals are specific to each type of MGs, when natively dc loads are connected, the dc MGs have become popular recently thanks to its own advantages \([4, 5]\). DC MGs can achieve higher efficiency by eliminating redundant power conversion stages traditionally used when distributed generations (DGs) such as photovoltaic (PV) modules and batteries are linked through the same bus voltage level along the MG. Furthermore, since reactive power and skin effect are not present, dc MGs offer higher power quality than MGs inserted into ac power systems \([6]\). Consequently, the operation of dc MGs and their coordinated control system has an increasing practical value.

For the purpose of maintaining a high quality and reliable electrical power system, the coordinated control system which governs the DGs is a key element for both ac and dc MGs. The main objective of a coordinated control system is to prevent over stressing of any energy source and properly distribute the total power load to each DG in proportion to their rated powers \([7, 8]\). To realise this, the so called droop control which employs own electrical parameters as global indicators is widely applied in MG systems due to its decentralised characteristic \([9–12]\). For ac MGs, the classical global indicators, namely frequency and voltage, are applied in \(P-f\) and \(Q-V\) droop controllers in order to provide power sharing. In addition, the reactive power sharing is improved by taking into account a modified global indicator, change rate of the voltage \([13, 14]\). While for dc MGs, the main difference from ac MGs is that its \(I-V\) droop control has an inherent virtual resistance feature, which is employed directly for current sharing \([15]\). In \(I-V\) droop mechanism, output dc voltage as global indicator is the key information which is supposed to be the same at each point along the droop-based dc MGs. However, the mismatched networks make the assumption untenable and results in poor droop control performance on current sharing.

To enhance the accuracy of current sharing, several types of solutions have been proposed. In general, there are three basic methods to overcome the effect of mismatched networks on current sharing accuracy. The first method is based on the signal injection technique \([16]\). This approach can reduce the current sharing error by introducing the concept of ‘frequency’ into dc system. Here, the difference of frequency among DGs will cause a circulating small real power, according to which DG output voltage is adjusted, until the load current is shared properly. However, this approach increases the control system complexity and decreases the quality of the output voltage and current. The second method estimates the parameters of networks, which is then applied to set a virtual impedance to compensate voltage drops across the line resistance. In \([17]\), the estimation strategy is dependent on the information during grid-connected mode, this means MGs can run in islanded mode only if it operates in grid-connected mode in advance. The voltage of common point is utilised in \([18, 19]\) to simplify the estimation process; however, it may be impractical to obtain the information of common point especially in multi-bus networks \([20, 21]\). The third method uses hierarchical structure consisting of three levels: primary, secondary, and tertiary control. In this hierarchical method, communication links are employed for accurate load current sharing. The primary control is designed with classical droop control to locally adjust the output voltage. To restore electrical parameters to their reference values, a secondary control is introduced. Conventionally, the secondary control is implemented in a centralised manner \([22]\), which relies on an MG central controller sending compensation control messages to the DG local controller. Recently, secondary control has been embedded into the DG local controller in a distributed way, which employs low bandwidth communication to
exchange information with other DGs to tune the droop curve [23, 24]. Moreover, a sparse communication network is spanned across the MGs that enables limited messages passing among DGs, each DG only exchange data with its neighbours [25, 26]. In addition, economical operation and power flow optimisation are taken considerations into the tertiary control. Despite communication links are useful for accuracy of current sharing, it may cause new issues such as risk for lower reliability, scalability limitations and possible cost increments.

Responding to the concerns risen above, the implementation of dc MGs requires an efficient strategy to coordinate DGs without using communication links, information of network parameters or additional small signal. In essence, the ‘modified global indicator’ concept has been demonstrated to be effective for improving reactive power sharing in ac MGs, but only in typical structure with common bus [13, 14]. In this paper, we extend the application of such global indicator concept to dc MGs with multiple buses. Unlike most improved methods in dc MGs revolving around virtual resistance, this paper presents a series virtual capacitor for dc MGs (virtual capacitor concept in dc system was only applied for management of current ripple components [27], but not included the scope of current sharing). This virtual capacitor introduces a modified global indicator, change rate of dc output voltage, in order to eliminate the effect of mismatches in network. Moreover, to maintain the output voltage at steady state, a complementary voltage stabiliser can be introduced. The operation under multiple dc-buses is also included in order to enhance the applicability of the proposed controller. The resulted solution features a fully decentralised framework in multi-bus dc MGs, which eliminates the need for communication links or dedicated central controller. The proposed control is model free, in the sense that it requires no knowledge of the dc MG topology or parameters such as transmission lines and load demands.

The rest of the work is outlined as follows. In Section 2, an overview of the multi-bus structure of a dc MG is presented along with an explanation of how network mismatches influence the traditional I–V droop performance on current sharing. Section 3 introduces the operation principle of the proposed control method and analyses the stability of the control system under different parameters variation. Simulation and experimental results obtained for verifying the control effectiveness and theoretical analysis are presented in Sections 4 and 5, before conclusions in Section 6.

2 DC MG structure and control

2.1 DC MG structure

Fig. 1 shows a typical dc MG system structure, in which DERs such as PV modules, wind turbines and energy storage system are decentralised connected to a common dc bus using interfacing converters. Due to increasing DGs and loads joining in, the configuration of dc MGs with multiple buses is emerging, as shown in Fig. 2. In this network, loads connecting straight to DGs are called as local loads, and the others are remote loads.

2.2 Modelling of dc MG with multiple buses

Compared with typical structure of dc MG with common dc bus, it is more difficult to assess or improve current sharing performance in multi-bus dc MG because of its complicated configuration. Solution for this issue is to develop a more comprehensive model for multi-bus dc MG. As shown in Fig. 2, the whole network can be regarded as a directed graph (digraph) $G = (V, E)$. Such a graph is represented as a set of buses (nodes) $v$ interconnected by a set of transmission lines (edges) $e$. In this case, the network consists of $m$ buses with DG as well as local load, $n$ buses only with remote load and $l$ transmission lines. For the purpose of study, we assume all lines and loads are resistive, and all the DGs have same current rating. The detailed models of each component and complete networks are derived hereinafter.

2.2.1 DG Model: Load current sharing control in dc microgrid can traditionally be realised by I–V droop mechanism, which is expressed as

$$u_{dc1} = u_{dc}^* - R_d i_{dc1},$$

where $u_{dc1}$ is the converter dc output voltage, $u_{dc}^*$ is the reference value of the dc output voltage, $R_d$ is the dc output current and $R_d$ is the droop gain. DG based on traditional droop control can be regarded as series combination of a dc voltage source $u_{dc}^*$ and a virtual resistance $R_d$.

Rewriting (1) in the matrix form by combining all the DGs equations together, the whole DGs model is given by

$$U_{dc} = u_{dc}^* I_m - R_d I_{dc},$$

where $U_{dc} = [u_{dc1} \ u_{dc2} \ \ldots \ u_{dcn}]^T$, $I_{dc} = [I_{dc1} \ I_{dc2} \ \ldots \ I_{dcm}]^T$, droop coefficient matrix $R_d = \text{diag}(R_d)_{m \times m}$ and $I_m$ denotes a vector where all the $m$ components equals one.

2.2.2 Transmission lines model: The voltage of transmission line $k$ can be written as follows

$$u_{line} = R_{line} i_{line} \cdot$$

In (3), $u_{linek}$ and $i_{linek}$ are the voltage and current of transmission line $k$, respectively; $R_{line}$ is the resistance value of line $k$. Hence the model of $l$ transmission lines can be given by

$$U_{line} = R_{line} I_{line},$$

where $U_{line} = [u_{line1} \ u_{line2} \ \ldots \ u_{linel}]^T$, $I_{line} = [i_{line1} \ i_{line2} \ \ldots \ i_{line1}]^T$ and line resistance matrix $R_{line} = \text{diag}(R_{line})_{l \times l}$.

2.2.3 Loads model: For the $m$ buses with DG, the model of whole local loads can be expressed as

$$I_{LL} = G_{LL} U_{dc}.$$

In (5), $I_{LL}$ represents current vector of local loads which is $[i_{LL1} \ i_{LL2} \ \ldots \ i_{LLn}]^T$, and $G_{LL} = \text{diag}(g_{LL})_{m \times m}$ consists conductance value of each local load.
Likewise, the model of remote loads is also given by

\[ I_{RL} = G_{RL}U_{RL}. \]  

where remote loads current vector \( I_{RL} = [i_{RL1} \ i_{RL2} \ \cdots \ i_{RLn}]^T \)

and remote loads conductance matrix \( G_{RL} = \text{diag}(g_{RL,i})_{n \times n}. \)

2.2.4 Complete network model: In the view of bus \( i \), the network interconnection is expressed by Kirchhoff’s current law (KCL) as follows

\[ i_{ki} - i_{li} = \sum_{k=1}^{l} a_{ik}i_{back}, \]

where \( i_{ki} \) represents output current of DG in bus \( i \), \( i_{li} \) is current of load at this bus and \( a_{ik} \) indicates the relationship between bus \( i \) and line \( k \). \( a_{ik} \) will be +1 or -1 (depending on whether the line current is leaving or entering the bus) when line \( k \) is connected to bus \( i \), else \( a_{ik} = 0 \). Hence, KCL in matrix form can be derived as

\[ I_S - I_L = AI_{\text{line}}, \]  

where \( I_S = \begin{bmatrix} i_{S1} & i_{S2} & \cdots & i_{S(n+o)} \end{bmatrix}^T \), \( I_L = \begin{bmatrix} i_{L1} & i_{L2} & \cdots & i_{L(n+1)} \end{bmatrix}^T \) and \( A \) is the incidence matrix of \((m+n) \times l \) dimension.

On the other side, in the view of line \( k \), the system can be expressed in matrix form by Kirchhoff’s voltage law as follows

\[ U_{\text{line}} = A^T U_{\text{bus}}. \]  

where bus voltage vector \( U_{\text{bus}} = [u_{b1} \ u_{b2} \ \cdots \ u_{b(m+n+o)}]^T \). Combining (4), (8) and (9), nodal voltage equation can be derived

\[ I_S - I_L = A^T R_{\text{line}}^{-1} A U_{\text{bus}} = G_{\text{net}} U_{\text{bus}}, \]  

where nodal admittance matrix \( G_{\text{net}} \) is a Laplacian matrix with \((m+n) \times (m+n)\) dimension, which carries all the details of the multi-bus network.

According to classifications of loads, the vectors of each bus can be revised as

\[ I_S = \begin{bmatrix} I_{dc} \\ 0_n \end{bmatrix}, \quad I_L = \begin{bmatrix} I_{LL} \\ I_{RL} \end{bmatrix}, \quad U_{\text{bus}} = \begin{bmatrix} U_{dc} \\ U_{RL} \end{bmatrix}, \]

where \( 0_n \) is a null vector with \( n \) elements.

Hence, nodal voltage equation (10) can be rewritten as

\[ \begin{bmatrix} I_{dc} - I_{LL} \\ -I_{RL} \end{bmatrix} = \begin{bmatrix} G_{\text{net}1} & G_{\text{net}2} \\ G_{\text{net}2}^T & G_{\text{net}3} \end{bmatrix} \begin{bmatrix} U_{dc} \\ U_{RL} \end{bmatrix}, \]

where \( G_{\text{net}1} \) and \( G_{\text{net}3} \) are nodal admittance matrix among buses with local loads and among buses with remote loads, respectively. \( G_{\text{net}2} \) represents interconnection relationship from buses with local loads to buses with remote loads.

Combining (5) (6) and (12), relationship between DG output current and output voltage can be derived

\[ I_{dc} = (G_{\text{net}1} + G_{\text{net}2}(G_{RL} + G_{\text{net}3})^{-1} G_{\text{net}2}^T) U_{dc}. \]

Considering all DGs adopting traditional I–V droop control, by substituting (2) in (13), following equation can be obtained

\[ I_{dc} = C U^*_{dc} - B, \]

where \( C = (E + BR_{\text{bus}})^{-1} B \) and \( B = G_{\text{net}1} + G_{\text{net}2} - G_{\text{net}2}(G_{RL} + G_{\text{net}3})^{-1} G_{\text{net}2}^T \).

For assessing the current sharing performance, the total current sharing error of system is defined as

\[ \Delta I_{\text{ave}} = \frac{\sum_{i=1}^{m} |i_{dc1} - i_{dc1}|}{\sum_{i=1}^{m} |i_{dc1}|}, \]

where average current is \( i_{\text{ave}} = (\sum_{i=1}^{m} i_{dc1})/m \).

The current sharing capability of traditional I–V droop control can be estimated by combining (15) and (16)

\[ \Delta V_{\text{ave}} = \frac{\sum_{i=1}^{m} \left| d_i \right|}{m}. \]

From the modelling process of dc MGs with multiple buses, it can be realised that the performance of conventional droop control on current sharing is strongly influenced by the parameters of multi-bus networks, which is much more complicated than typical structure.

3 Operation principle of the proposed control method

In the traditional I–V droop control, the dc bus voltage plays an important role as a global indicator in decentralised control system of dc MGs. However, due to the complex structure of multi-bus networks, the output voltage of each DG can hardly be identical, which influences the performance of I–V droop on current sharing. To avoid this effect, this paper introduces a modified global indicator \( V \), change rate of the output voltage, to replace \( V \) in the traditional droop relationship. The proposed control method for current sharing is explained in this section.
3.1 Proposed improved droop control method

In ac MG, the reason why P-f droop can realise accurate power sharing performance is that the global indicator (as change rate of power angle $\delta$) is the same in whole system. In order to achieve current sharing in dc MGs, we also introduce change rate of output voltage as this global indicator. The proposed controller is expressed as (18), where $m_{\text{droop}}$ is droop gain, and $u_{\text{dc}}$ is the reference value of $i_{\text{dc}}$. When $u_{\text{dc}} = 0$.

$$\begin{align*}
\dot{u}_{\text{dc}} &= m_{\text{droop}}(i_{\text{dc}} - r_{\text{dc}}), \\
\dot{u}_{\text{dc}} &= u_{\text{dc}} + j \dot{u}_{\text{dc}} \frac{dt}{dt}.
\end{align*}\tag{18}$$

The block diagram of (18) is shown in Fig. 3. Considering that all DGs have the same acceptable output voltage change rate value which belongs to the operational region $[-\dot{u}_{\text{dc}-\text{max}} + \dot{u}_{\text{dc}-\text{max}}]$, therefore the negative and positive maximum acceptable value correspond to the situation when the output current equals to the rated value $I_R$ and zero, respectively. Thus, the droop gain $m_{\text{droop}}$ and initial condition of $r_{\text{dc}}$ can be expressed as follows

$$m_{\text{droop}} = -\frac{2\dot{u}_{\text{dc}-\text{max}}}{I_R} \tag{19}$$

$$r_{\text{dc}}(0) = \frac{I_R}{2}. \tag{20}$$

To analyse voltage change rate of each DG, (13) can be used. Since load resistance is much larger than line resistances [28], the differential form of (13) can be expressed as

$$I_{\text{dc}} = (G_{\text{net1}} - G_{\text{net2}}G_{\text{net1}}G_{\text{net2}}^T)U_{\text{dc}}. \tag{21}$$

As aforementioned, $(G_{\text{net1}} - G_{\text{net2}}G_{\text{net1}}G_{\text{net2}}^T)$ is a Laplacian matrix, which means it has a zero eigenvalue associated with the eigenvector $I$. Considering the situation when all $\dot{u}_{\text{dc}}$ of each DG is the same, the relationship among change rate of output current can be expressed as (22), where $0_m$ is null vector with $m$ elements. This equation indicates that output current of each DG will keep unchanged when each $\dot{u}_{\text{dc}}$ is the same. Here, this situation is defined as steady state I.

$$I_{\text{dc}} = 0_m. \tag{22}$$

Assuming at steady state I, change rate of each DG voltage is equal to $\dot{u}_{\text{dc}}$. Substituting $\dot{u}_{\text{dc}}$ into the proposed controller (18), the relationship among each DG’s output current at steady state I can be obtained as (23), which shows that the load current is shared by each DG proportionally to their rated current.

$$I_{\text{dc}} = \left(\frac{\dot{u}_{\text{dc}-\text{max}} - \dot{u}_{\text{dc}}}{2\dot{u}_{\text{dc}-\text{max}}}\right)I_R. \tag{23}$$

Fig. 4 illustrates the operation of the proposed method considering any two DGs as per Fig. 2. Assuming the system is already steady before $t_0$, and current of DGs are $G_j(\dot{u}_{\text{dc}}(t_0))$ and $G_j(\dot{u}_{\text{dc}}(t_0))$. As load $k$ (which is located closer to DG) hypothetically increases at a certain moment, the output current of DGs $G_j(\dot{u}_{\text{dc}}(t_1))$ increases more drastically than DGs $G_j(\dot{u}_{\text{dc}}(t_1))$ to pick up the load. According to the proposed droop curve, the relationship between the change rate of output voltage can be expressed as $\dot{u}_{\text{dc}}(t_1) < \dot{u}_{\text{dc}}(t_1)$, which means the output voltage of DG decreases more quickly than DGs, and the load current flows from DG to DG gradually in this process. Eventually, $\dot{u}_{\text{dc}}(t_2)$ and $\dot{u}_{\text{dc}}(t_2)$ become the same and output current of each DGs keeps unchanged, the system arrives at steady state I.

From dc MG perspective, conventional droop mechanism has an inherent series virtual resistance. To investigate the virtual impedance characteristic of the proposed method, the variation of controller equation (18) can be expressed as

$$i_{\text{dc}} = r_{\text{dc}}(0) + \frac{\dot{u}_{\text{dc}}}{m_{\text{droop}}} \tag{24}$$

In (24), the output current of DG is sum of initial current reference $r_{\text{dc}}(0)$ and item proportional to change rate of voltage. The first addend can be regard as a current source, while the second addend is equivalent to a virtual capacitor $C_v$ whose value is $-1/m_{\text{droop}}$. The equivalent circuit of DG adopting proposed droop control is shown in Fig. 5. Here, this virtual capacitor introduces global indicator $V$ into dc MG for achieving accurate current sharing. However, there will be current flowing through virtual capacitor while DG current $i_{\text{dc}}$ is not equal to $r_{\text{dc}}(0)$, which would keep voltage changing even system operating in steady state I. Solution for this problem will be discussed in next subsection.

The following accounts can be taken in order to consider bidirectional power flow. As current constrain enlarges in bidirectional mode, operational region $[-I_R + I_R]$ is substituted in proposed controller and the resulting parameters are modified as follows to obtain bidirectional power flow capability.

$$m_{\text{droop}(b)} = -\frac{\dot{u}_{\text{dc}-\text{max}}}{I_R} \tag{25}$$

$$r_{\text{dc}}(0)(b) = 0. \tag{26}$$

3.2 Complementary voltage stabiliser

As shown in Fig. 4, the change rate of output voltage of each DG is the same ($\dot{u}_{\text{dc}}(t_2) = \dot{u}_{\text{dc}}(t_2)$) at steady state I, however, they do not equal to zero which results in output voltage still varying.
Therefore, a complementary voltage stabiliser is proposed to keep output voltage unchanged.

As analysed in Section 3.1, the reason why voltage keeps changing is because there is still current flowing through virtual capacitor. Hence, the key idea of designing voltage stabiliser is adding a shunt virtual resistance $R_t$ to cover the current difference $(i_{dc} - i_{dc}^e(0))$, which is shown in Fig. 6.

Combining with complementary voltage stabiliser, (24) can be rewritten as

$$i_{dc} = i_{dc}^e(0) + \frac{\dot{u}_{dc}}{m_{loop}} + \Delta u_{dc}^e.$$  

(27)

where complementary voltage stabiliser can be expressed as

$$\Delta u_{dc} = \int \frac{\dot{u}_{dc} \cdot dt}{-R_v}.$$  

(28)

Compared with hierarchical control in dc MG, this voltage stabiliser with integral feature can be seen as secondary control used for compensating steady state error $(\dot{u}_{dc})$ produced by primary control. However, unlike conventional secondary control, this $u_{dc}$ decay process is implemented in fully decentralised fashion. Define $\tau = R_t C_v$, which stands for the time constant in the decay process. It is worth mentioning that the decay time constant $\tau$ of all DGs should be identical to make sure $\dot{u}_{dc}$ of each DG keeps at the same pace in this process.

The control block diagram of voltage stabiliser is shown in Fig. 7, and the operation of voltage stabiliser is illustrated in Fig. 8. At $t_2$ moment, system arrives at steady state I, but change rate of output voltage of each DG does not equal to zero. According to (28), the voltage stabiliser will shift the proposed droop curve by generating an increment of $\dot{i}_{dc}$ which will force $\dot{u}_{dc}$ towards zero. At $t_2$ moment, change rate of output voltage becomes zero $\dot{u}_{dc}(t_2) = 0$ and output voltage maintains stable, the system arrives at steady state II.

### 3.3 Analysis of the proposed current sharing control system

As analysed above, the proposed current sharing control system consists of two parts. The first part is droop controller which introduces a new global indicator by adopting a virtual capacitor for improving current sharing accuracy. The second part is the complementary voltage stabiliser which pushes change rate of output voltage towards zero by adding a virtual shunt resistance.

The overall control block diagram is shown in Fig. 9, where voltage stabiliser and proposed droop controller can be seen as outer loop controller and inner loop controller, respectively, and reference of current reference value $i_{dc}^e$ is the interface between the two control loops.

Theoretically, the proposed control system can achieve the current sharing perfectly if the time constant of the outer loop ($\tau$) is enough longer than the one associated with the inner loop. But in practical application, selecting value of $\tau$ need to consider the output voltage deviation. For that reason, the following procedure is developed to define the limits of $\tau$. Here, (18), (28) and Fig. 9 are used to express the output voltage deviation as

$$\Delta u_{dc}(s) = K_{DC} \cdot G_d(S) \cdot \left(i_{dc}(s) - i_{dc}^e(0)\right)$$  

(29)

where $K_{DC} = \frac{m_{loop}}{C_v R_t}$, $G_d(S) = \frac{1}{(S + 1)}$.

Equation (29) shows that deviation of output voltage results from the current difference going through a low pass filter $G_d(S)$ and dc gain $K_{DC}$. The longer decay time constant $\tau$ is, the more accurate current sharing can be achieved, but on the other hand, the larger voltage deviation happens. To guarantee that the voltage deviation does not exceed its maximum acceptable value, the value of the decay time constant should be limited according to (19), (20) and (29).

$$\tau \leq \frac{\Delta u_{dc\cdot max}}{u_{dc\cdot max}}.$$  

(30)

From the virtual impedance perspective, small virtual resistance can pick up current difference $(i_{dc} - i_{dc}^e(0))$ easily and shorten the time of $u_{dc}$ decay process, but the performance of virtual capacitor will be influenced. Conversely, large value virtual resistance can guarantee sharing accuracy, but would cause large voltage deviation accordingly.

---

**Fig. 6** Equivalent circuit of DG combining proposed droop control and voltage stabiliser

**Fig. 7** Block diagram of voltage stabiliser

**Fig. 8** Principle of voltage stabiliser

**Fig. 9** Overall control block diagram of proposed current sharing control

**Fig. 10** Detailed model of control diagram for stability analysis
To have a better evaluation of the proposed control method, system stability is analysed for any two DGs (DG1 and DG2) in dc MG shown in Fig. 2. The system can be equivalently changed to DGs connected to remote load through transmission lines by using ∆-Y transformation [29]. Thus, the detailed model of control diagram for In, DG can be shown in Fig. 10, where system configuration parameters αc, αt and λ are expressed as

\[
\begin{align*}
\alpha_c &= \frac{R_{\text{line},i} + R_{\text{RL},i}}{R_{\text{line},i} + R_{\text{RL},i} + R_{\text{line},l} + R_{\text{RL},l}} \\
\alpha_t &= \frac{R_{\text{line},i} + R_{\text{RL},i}}{R_{\text{line},i} + R_{\text{RL},i} + R_{\text{line},l} + R_{\text{RL},l}} \\
\lambda &= \frac{R_{\text{line},i} + R_{\text{line},l} + R_{\text{RL},i} + R_{\text{RL},l}}{R_{\text{line},i} + R_{\text{line},l} + R_{\text{RL},i} + R_{\text{RL},l}}
\end{align*}
\] (31)

From Fig. 10, the output voltage of each DG can be derived as

\[
\begin{align*}
\alpha_c(s) &= G_{\text{conv}}(s) \left[ \frac{\alpha_c}{s + \omega_c} \right] \\
\alpha_t(s) &= G_{\text{conv}}(s) \left[ \frac{\alpha_t}{s + \omega_t} \right] \\
\lambda(s) &= G_{\text{conv}}(s) \left[ \frac{\lambda}{s + \omega_e} \right]
\end{align*}
\] (32)

where \( \omega_c \) is the cutting frequency of the low pass filter for output current, the voltage loop \( G_{\text{conv}}(s) \simeq 1 \) [30].

By combining (29), (31) and (32), the system characteristic equation can be obtained as

\[ As^4 + Bs^3 + Cs^2 + Ds + E = 0 \] (33)

where

\[
\begin{align*}
A &= \tau_r^2 \\
B &= (2\tau + 2^{2}\omega_c) \\
C &= [1 + 4\tau\omega_c + \tau^2 \omega_c^2 - (\alpha_1 + \alpha_2)(\tau^2 \omega_c m_{\text{droop}})] \\
D &= [2\omega_c + 2\tau \omega_c - (\alpha_1 + \alpha_2)(\tau\omega_c m_{\text{droop}})(\tau\omega_c + 1)] \\
E &= [\omega_c^2 - (\alpha_1 + \alpha_2)(\tau^2 \omega_c m_{\text{droop}}) + (\tau\omega_c m_{\text{droop}})(\alpha_1 \alpha_2 - \Omega^2)]
\end{align*}
\] (34)
The stability of the closed-loop can be tested by analysing the location of the dominant closed-loop of (34) while varying the decay time constant $\tau$, the proposed droop gain $m_{\text{droop}}$, and cutting frequency $\omega_c$. The detailed parameters are listed in Table 1. The root locus diagrams with different decay time constant, droop gain and cutting frequency are shown in Figs. 11a–c respectively. From Figs. 11a–c, it is indicated that system stability can be ensured because all the poles are located on the left half plane.

Fig. 12 Comparison of simulation results between traditional droop control and improved droop control
a output current  
b output voltage  
c change rate of output voltage  
d reference of current

Fig. 13 Simulation results during load switching with proposed control
a output current  
b output voltage

Fig. 14 Comparison of simulation results between traditional droop control and improved droop control in bidirectional mode
a output current  
b output voltage
4 Simulation results

This section presents the simulation results to test the effectiveness and performance of the proposed control. The multi-bus dc MG system depicted in Fig. 2 is built in Plecs/Matlab. The detailed information of this multi-bus is listed in Table 2, while the electrical and control parameters of DGs are given in Table 3.

4.1 Comparative studies of traditional droop controller versus proposed controller

Fig. 12 presents a comparative simulation results between traditional controller and proposed controller. Each DG in this MG is initially controlled by the traditional I–V droop. At this stage \( t = 0 \) s–10 s, existence of line resistance values and a wide local load variety cause several mismatches, which makes DG output voltage hardly be the same. This effect produces a high current sharing error \( \Delta I_{\text{err}} \% = 8.47\% \). From \( t = 10 \) s, the proposed controller starts to govern the dc MG system. Here, by means of the virtual capacitor, the controller inserts the change rate of output voltage to be the new global indicator, which is less influenced by mismatched parameters in the dc MG. At \( t = 13 \) s, the change rate of output voltages becomes the same, which implies output current will keep unchanged and system arrives at steady state I. As voltage deviation \( \Delta u_{\text{dc}} \) increases, the current flowing through virtual resistance grows and offsets current in virtual capacitor gradually, which results in change rate of output voltage decaying. At \( t = 16 \) s, the change rates of output voltage become zero and the system arrives at steady state II. As a result, current sharing accuracy is finally achieved and \( \Delta I_{\text{err}} \% \) is decreased to 4.22\%. It is worth to note that, as analysed in Section 3.3, the load current cannot be shared perfectly because of selection limit of \( \tau \).

4.2 Load switching performance

The proposed controller performance in case of load switching is shown in Fig. 13. The remote load \( R_{\text{RL1}} \) at bus 3 is changed in step between 100 to 300 \( \Omega \) in this figure, where fast current sharing and stable regulation can be observed.

4.3 Bidirectional power flow performance

As analysed in Section 3.1, bidirectional power flow capability can be obtained as current constraints extends to \([-I_{R}+I_{d}, +I_{R}]\) and \( m_{\text{droop}} I_{\text{d}}(0) \) changes accordingly. Fig. 14 presents a comparative simulation results between traditional controller and proposed control when 3 kW active power is injected into the remote terminal. The current sharing accuracy is improved and the error of sharing \( \Delta I_{\text{err}} \% \) is reduced from 22.0 to 11.6\%. Fig. 15 shows the controller performance in case of load switching, the power injected in remote terminal is changed in step between 0 to 3 kW in this figure, where fast and stable operation is achieved in bidirectional mode.

5 Experimental validation

To validate the feasibility of the proposed current sharing method, a dc MG laboratory setup with two identical DGs that use boost dc–dc converters was built as shown in Fig. 16. The networks structure and parameters can be referred to Table 1. Matlab/Simulink has been used for implementation of the DG control system. To control in real time, the code was compiled using a dSPACE 1104, while the pulse width modulation signals were generated with 10 kHz carriers in an integrated FPGA DDS203. Electrical and controller parameters of DG are listed in Table 3.

Figs. 17a–d show the experimental results of output current \( i_{\text{dc}} \), output voltage \( u_{\text{dc}} \), change rate of voltage \( \dot{u}_{\text{dc}} \) and current reference value \( i_{d}^{*} \), respectively. For convenient comparison and analysis, traditional control is used before \( t = 10 \) s, and after \( t = 10 \) s proposed control is adopted instead.
As analysed in Section 2.2, mismatched networks has negative impact on current sharing performance of traditional droop control.

As analysed in Section 3.1, due to $R_{\text{line2}} < R_{\text{line1}}$ much more load current is allocated to DG$_2$ (shown in Fig. 17a), whose change rate of output voltage is more negative than DG$_1$ according to the proposed droop curve Fig. 17c, hence the output voltage of DG$_2$ will decrease faster Fig. 17b and load current flows from DG$_2$ to DG$_1$ which helps improve the accuracy of current sharing. At $t = 13$ s the change rate of output voltages become the same and output currents keep unchanged, system arrives at steady state I.

As analysed in Section 3.2, the proposed droop curve shifts to the right since the current references of two DGs increased Fig. 17d, and the change rates of the output voltage decay at same pace Fig. 17c. At $t = 16$ s the output voltage change rates become zero and output voltages keep unchanged while system arrives at steady state II. As shown in Fig. 18, the proposed control performs fast current sharing and stable operation.

6 Conclusion

A decentralised control method for dc MGs under multiple dc-buses has been presented and analysed in this paper. The proposed controller makes use of the ‘modified global indicator’ concept in its formulation in order to provide an improved current sharing accuracy. To achieve this, a virtual capacitor representation has been addressed in order to introduce the change rate of the dc output voltage. This global indicator has been employed to avoid negative effect on current sharing caused by mismatched networks. A complementary virtual resistance has been added for keeping output voltage at steady state. Alongside the advantages of communication links, dedicated central controller or knowledge of networks are not needed, the proposed controller keeps the decentralised characteristics. The performance of the proposed control method considering line resistance variations and the filter dynamics was investigated by eigenvalue analysis. This analysis have shown that the proposed controller ensure small-signal stability. In addition, simulation and experimental results clearly showed that implementation of the proposed controller behaves accurately and fast during load changes.
7 Acknowledgment

This research is supported by ‘Application Technology Research and Engineering Demonstration Program of National Energy: Research on Generic Technology of Active Distribution Network Based on Hierarchical Energy Storage’ of China (Grant No: NY20150301).

8 References


Fig. 18 Experimental results during load switching with proposed control

- a output current
- b output voltage
- c change rate of output voltage
- d reference of current


