Infinite Etching Selectivity with Conventional Photoresist in a Bosch Process

Chang, Bingdong; Leussink, Pele; Jensen, Flemming; Hübner, Jörg; Jansen, Henri

Publication date:
2017

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):
Keywords: Silicon plasma etching, infinite selectivity, Bosch sequence

Nowadays, deep reactive ion etching (DRIE) has become a standard technology to transfer patterns directionally into silicon, but to achieve high aspect ratios remains challenging. By performing a pulsed process (e.g. a Bosch sequence), the sidewall of trenches can be protected during an etch process and the etch depth can be significantly improved. However, when etch depth increases, the silicon etch rate is limited by RIE lag [1], while the mask is consumed with an almost constant rate. This means that the selectivity (etch rate of silicon divided by etch rate of mask) drops drastically when aspect ratio increases and in the end masks will be totally eroded away. This issue sets a limit for high aspect ratio etching and a lot of efforts have been invested to find a “hard” mask with a high selectivity, e.g. Cr, SiO₂, Al₂O₃, etc. [2]. However, a hard mask can be sputtered during etching and creates roughness. Furthermore, the transfer of resist patterns into the hard mask will increase fabrication complexity.

Here we report a reproducible method to achieve an infinite etching selectivity with a conventional DUV photoresist (JSR KRF M230Y). Etching was performed with a Pegasus DRIE tool (SPTS). Passivation time was kept to be 1.5s, while etching time was carefully tuned using the parameter ramping feature, so that the scallop sizes are almost the same along the trench for different numbers of cycles, other parameters we used are shown in table 1. Etching profiles were inspected with SEM.

The reason why an infinite selectivity is achieved is not because of intrinsic properties of photoresist, which typically results in selectivity of around 100 or less [3]. It’s because of the non-conformal fluorocarbon (FC) deposition inside etched structures, which protects the mask. The mechanism is shown briefly in Fig.1. Firstly, silicon is etched isotropically using SF₆ plasma (Fig.1.1 and Fig.1.2). Secondly, C₄F₈ is applied for passivation (Fig.1.3). Due to depletion of species inside the trenches, the thickness of FC film is thicker on top of resist compared with the bottom of the trench. Then the FC film is removed directionally with a bias. If bias is applied just enough for clearing the bottom of the trench, the resist will be still covered by some FC film (Fig.1.4). Thus when the etch process goes on to next cycles, resist will always be protected (Fig.1.5 and Fig.1.6).

To demonstrate this extraordinary ability, wafers were prepared with 65nm bottom anti-reflective coating (BARC) and 300nm conventional DUV resist and patterned by DUV stepper lithography with 1 micron sized features. After etching the BARC layer, 50 cycles were performed to reach an etch depth of 18.8µm (Fig.2.a), while the resist remained intact (Fig.3.a). After 100 cycles, the etch depth was doubled and the resist still undisturbed (Fig.2.b). Noticeably, a FC layer starts to develop covering the topside of the etching structure making the trench opening smaller (Fig.3.b). When we increased the number of cycles further to 150, the etching depth was around 58.1µm, which implied a high aspect ratio of more than 50, while the sidewall of the trench started to be corroded (Fig.2.c).

In conclusion, by carefully tuning a pulsed process, silicon can be etched directionally with infinite selectivity towards conventional photoresists; i.e. resist is not consumed at all. Obviously any mask (e.g. Cr, SiO₂ or Si₃N₄), even though not demonstrated here, will be able to perform this task as well. The process is believed to be the key to realize ultrahigh aspect ratio structures with ordinary masking.

Table 1. DRIE parameters.

<table>
<thead>
<tr>
<th>Gas flow (sccm)</th>
<th>Passivation 1.5s</th>
<th>Etching 3.5s</th>
</tr>
</thead>
<tbody>
<tr>
<td>C₄F₈</td>
<td>300</td>
<td>5</td>
</tr>
<tr>
<td>SF₆</td>
<td>15</td>
<td>600</td>
</tr>
<tr>
<td>Ar</td>
<td>200</td>
<td>250</td>
</tr>
<tr>
<td>Generators (W)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Coil</td>
<td>3000</td>
<td>75</td>
</tr>
<tr>
<td>Platen</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>


**Figure 1. Schematic of first few Bosch cycles during which silicon is etched no photoresist attack.**

**Figure 2. Etch profile evolution (scale bar: 5µm):**
- a) 50 cycles;
- b) 100 cycles;
- c) 150 cycles.

**Figure 3. FC film deposition on resist when increasing total etch cycles of Bosch process (scale bar: 500nm):**
- a) 50 cycles;
- b) 100 cycles;
- c) 150 cycles.