A 10 MHz GaNFET Based Isolated High Step-Down DC-DC Converter: Design and Magnetics Investigation

Thummala, Prasanth; Yelaverthi, Dorai Babu; Zane, Regan Andrew; Ouyang, Ziwei; Andersen, Michael A. E.

Published in:
IEEE Transactions on Industry Applications

Link to article, DOI:
10.1109/TIA.2019.2904455

Publication date:
2019

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):
A 10 MHz GaNFET Based Isolated High Step-Down DC-DC Converter: Design and Magnetics Investigation

Prasanth Thummala, Member, IEEE®, Dorai Babu Yelaverthi, Student Member, IEEE®, Regan Zane, Senior Member, IEEE®, Ziwei Ouyang, Senior Member, IEEE®, and Michael A. E. Andersen, Member, IEEE®

Abstract— This paper presents design of an isolated high-step-down DC-DC converter based on a class-DE power stage, operating at a 10 MHz switching frequency using enhancement mode Gallium Nitride (GaN) transistors. The converter operating principles are discussed, and the power stage design rated for 20 W is presented for a step-down from 200-300 V to 0-28 V. Commercially available magnetic materials were explored and the high-frequency (HF) resonant inductor and transformer designs using a low-loss Fair-Rite type 67 material are presented. Finite element simulations have been performed to estimate the parameters of magnetics at 10 MHz. Experimental results are presented at 12 W, 254 V to 22 V and 5 W, 254 V to 14 V on a laboratory prototype operating at 10 MHz. At 20 W the experimental prototype achieved an efficiency of 85.2%.

Keywords— DC-DC conversion, Gallium Nitride, High frequency, Resonant conversion, Soft switching, Class-DE, Finite-element modeling

I. INTRODUCTION

The motivation to operate at high switching frequency is not just to reduce the size of passive components but also to provide very fast dynamic load response. Most RF communication systems use power amplifiers (PA) to convert low-power signals into larger power RF signals for driving the antenna of a specific transmitter. The majority of PA designs utilize switched-mode pulse-width-modulating (PWM) converters as the power source to operate RF amplifiers. Envelope tracking PAs use dynamically changing supply voltage to achieve high efficiency for the PA over the full power range. To achieve successful envelope tracking, the power supply must be capable of switching at frequencies greater than 5 MHz, as most modern RF waveforms observe a bandwidth of 1 to 5 MHz [1], [2].

The envelope tracking power supply considered in this paper has to operate with an input voltage range of 200 V to 300 V at 10 MHz switching frequency. Several designs at 10 MHz switching are reported in literature for different applications. A 10-MHz GaN 16 to 34-V boost converter with above 90% efficiency is presented in [3]. A 94% efficient 10-MHz, 100 W buck-boost type DC-DC converter is studied in [4]. A 10 MHz, 10.8-16 V to 0.65-2 V, 2 A multiphase buck converter is implemented in [5]. A 10-MHz, 12 V to 5 V, 5 W buck converter is investigated in [6]. All of these designs are at low operating voltage (few tens of volts).

Traditional hard switching switched-mode power supply (SMPS) topologies are extremely lossy at such high frequencies. This has led to the development of resonant soft-switching converters. With the emergence of Gallium Nitride (GaN) based power switches, power electronic converters tend to be even faster, smaller and more efficient [7]. Resonant converters are often designed in two parts; an inverter converting the DC input voltage to an AC current and a rectifier converting the AC current to a DC output voltage. The two parts are designed individually, but the design of the inverter depends on the input impedance of the rectifier [8], [9].

The most common topologies for the inverter part are based on class E, which could either be a class E, a class EF2 (φ2), a resonant SEPIC or a resonant boost converter. The choice of the topology is based on the complexity and losses associated with a high-side gate drive for operation in the HF range. A class E derived inverter imposes significant voltage stress across the MOSFET. The voltage stress for the class E, the resonant SEPIC and resonant boost is 3.6 times the input voltage with a duty cycle of 50%, and for the class EF2 this stress is reduced to approximately 2.3-3 times. The semiconductor switches in the class DE inverter are directly connected to the input and the voltage across them is limited to the input voltage. The class DE inverter [10]-[12] has two other great advantages over the other topologies. Firstly, it only requires a single inductor. Secondly, due to the lower peak voltage across the MOSFET, the stored energy is approximately ten times lower, compared to aforementioned topologies. But the need for high side gate driver increases the complexity.
Avoiding high di/dt and dv/dt can help to reduce EMI at the source. Soft-switching resonant topologies usually have lower EMI than hard-switching converters. The time domain characteristics of trapezoidal and S-shaped switching transitions are reported in [13]. The S-shaped transitions seen in the switch node voltages (Fig. 4) have lower high-frequency harmonic content. The slew rate of the voltage transition is relatively low (compared to the high switching frequency used here) due to slow switching transition and large dead-time used on the high-voltage bridge GaNFETs. The dead-time used here is 32% of the period which is significantly large compared to conventional design approaches. This large dead-time also reduces the energy required in the resonant tank for discharging the output capacitance \( C_{out} \) of the GaNFETs. This paper presents a GaN-based and magnetic core-based 10 MHz isolated DC-DC converter using a Class-DE resonant soft-switching power stage [14]. Section II describes the converter operation, design and simulation results. Section III discusses the choice of 10 MHz magnetics, and the design of inductor and transformer using Fair-Rite 67 material. Section IV provides the experimental results, and Section V discusses the power loss distribution, followed by the conclusions in Section VI.

II. RESONANT CONVERTER ANALYSIS AND DESIGN

A. Converter analysis

A class-DE based isolated DC-DC converter is depicted in Fig. 1. The main input power stage consists of switches \( S_1 \) and \( S_2 \). Compared to the conventional Class-DE amplifiers, additional switches \( S_3 \) and \( S_4 \) are connected in parallel with the rectifier diodes \( D_3 \) and \( D_4 \), to achieve synchronous rectification and also for active rectification to control the output voltage and power. The converter achieves ZVS, zero voltage derivative switching (ZVDS), and ZCS at the turn-on instant. In this converter, the effective impedance of the secondary rectifier is used for designing the series resonant tank components \( C \) and \( L \). A transformer with a turns ratio \( n \) is used for providing isolation as well as stepping down the input voltage. The power is transferred from input to output due to the resonance between the resonant tank elements \( C \) and \( L \). Hence, the current flowing through the resonant tank is almost sinusoidal in shape. Based on the fundamental harmonic approximation (FHA), the ac-equivalent circuit of the proposed Class-DE DC-DC converter is shown in Fig. 2.

The design equations of the proposed isolated class-DE topology are given below. The AC equivalent load resistance (input resistance of the rectifier) is calculated as [10]

\[
R_\text{acc} = \frac{2R_n n^2}{\pi [\pi + \omega R_n C_{out,sec}]}.
\]

where \( \omega = 2\pi f_s \), \( R_L \) is the load resistance, \( n \) is the transformer turns ratio, \( f_s \) is the switching frequency, and \( C_{out,sec} \) is the output capacitance of the secondary GaNFETs \( S_3 \) and \( S_4 \).

The RMS switch-node voltage on inverter side with respect to negative rail is given by (assuming trapezoidal waveform) [12]

\[
V_{A,RMS} = V_D \sqrt{n^2 + 1}.
\]

Similarly, the RMS switch-node voltage on rectifier side with respect to negative rail, and referred to primary side is given by

\[
V_{p,RMS} = V_D n \sqrt{n^2 + 1}.
\]

where \( D_{pri} \) and \( D_{sec} \) are the duty cycles of primary and secondary GaNFETs, respectively.

![Fig. 1. Schematic of the Class-DE based isolated synchronous DC-DC converter.](image)

![Fig. 2. AC equivalent circuit of the resonant tank based on FHA.](image)

![Fig. 3. Steady-state waveforms of the proposed resonant DC-DC converter.](image)

The series component \( Z_i \) (in Fig. 2) of the resonant circuit performs multiple functions: It provides dc blocking, and also forms an impedance divider that controls the AC
power delivered to the resistive load. $Z_1$ is calculated using the similar concept provided in [15] with an assumption that the AC power is delivered to the load only at the fundamental of the switching frequency. The impedances $Z_i$ and $Z_2$ are given by

$$Z_1 = Z_2 = \sqrt{\frac{V_{A,\text{RMS}}}{V_{P,\text{RMS}}}} - 1,$$

where $L_m$ is the primary magnetizing inductance of the transformer.

The resonant tank inductance $L_r$ for a given tank capacitance $C_r$ is calculated as [16]

$$L_r = \frac{C_r\omega^2 + 1}{C_r\omega^3}.$$

The quality factor $Q$ of the resonant tank is given by

$$Q = \frac{1}{R_w} \sqrt{L_r/C_r}.$$

Based on the FHA, the fundamental components of the input and output voltages of the resonant tank (by approximating the trapezoidal switch-node waveforms to square wave signals) are given by

$$V_f^i(t) = \frac{V_w}{\pi} \left[1 - \cos(2\pi D_{in})\right] \sin(\omega t),$$

$$V_f^o(t) = \frac{nV_w}{\pi} \left[1 - \cos(2\pi D_{out})\right] \sin(\omega t).$$

The voltage gain of the resonant tank is given as follows:

$$M = \frac{V_f^o(t)}{V_f^i(t)} = \frac{nV_w}{Z_1 + Z_2}.$$

The resonant tank gain $M$ in terms of all circuit variables is given by [17]

$$M = \frac{k}{\sqrt{1 + k^2 + Q^2 k^2 (f_n - 1/f_n)^2}},$$

where $k$ is the inductance factor, $f_n$ is the resonant frequency, and $f_n$ is the normalized frequency

$$k = \frac{L_m}{L_r}, \quad f_n = \frac{1}{2\pi \sqrt{L_r C_r}}.$$

The steady state waveforms of the proposed DC-DC converter are shown in Fig. 3. The gate drive waveforms of the four primary and secondary GaNFETs, the voltages across the GaNFETs $S_1$ and $S_2$, and the secondary resonant tank current are clearly shown in Fig. 3. The switching frequency of the converter is fixed at 10 MHz.

The output power of the converter is defined as [10], [18]

$$P_{out} = \frac{nI_{in} \cos(\Delta\phi)}{\pi + \omega R_c C_{sec} \sin(\omega t)} R_L.$$

The output current is given by the following expression

$$I_o = \frac{nI_{in} \cos(\Delta\phi)}{\pi + \omega R_c C_{sec} \sin(\omega t)}.$$

The phase shift $\Delta\phi$ is given by

$$\Delta\phi = \left(\Phi_{P.S} - \Phi_{D.S.}\right) - \left(\phi_0 - \Phi_{D.S.}\right),$$

where $I_{in}$ is the peak value of primary resonant tank current, $\Phi_{P.S}$ is the phase-shift between primary GaNFET $S_1$ (or $S_2$) and secondary GaNFET $S_1$ (or $S_2$), $\Phi_{D.S.}$ is the phase corresponding to the dead-time of the secondary side, $\Phi_{D.S.}$ is the phase corresponding to the dead-time of the primary side, and $\phi_0$ is the phase-shift of the resonant current. The output power and voltage can be controlled by varying the phase-shift angle $\Phi_{P.S}$ between the primary and secondary GaNFETs.

### B. Power stage design

The power stage design of a 200-300 V input and 0-28 V output DC-DC converter switching at 10 MHz frequency is not that straightforward due to several design variables and high frequency of operation. Hence, an iterative approach is followed to design the proposed isolated step-down converter.

The first step in the design process is to select the transformer turns ratio $n$. As the turns ratio $n$ increases, the circulating energy reduces and the ZVS of the primary GaNFETs is lost. However, the converter achieves soft-switching with a lower turns ratio at the expense of the high circulating energy. A turns ratio of $n=2.5$ is selected to ensure both ZVS of the primary GaNFETs as well as low circulating energy of the resonant tank. Due to the high input voltage and low output voltage requirements, on the primary and secondary sides, 650 V GaNFETs (GS66502B) from GaN Systems and 40 V GaNFETs (EPC2014C) from EPC are chosen, respectively.

The duty cycles of primary and secondary GaNFETs are chosen as $D_{pri}=18\%$ and $D_{sec}=40\%$, to ensure enough dead-time for soft-switching the primary and secondary GaNFETs. From equations (4)-(6), it is clear that the resonant tank inductance $L_r$ is a function of the primary magnetizing inductance $L_m$. That means if one variable is fixed, the other can be calculated. After investigating suitable magnetics for operating at 10 MHz, an EQ-13 core with Fair-rite 67 material is selected for transformer with a magnetizing inductance of $L_m=2.2 \mu H$. The calculated $L_r$ value from equation (6) for $C_r=1 \text{nF}$ is $L_r=2.35 \mu H$. An EEQ-20 core (using Fair-rite 67 material) with 5 turns is chosen for the inductor, which has in an inductance of $L_r=2.7 \mu H$. The details of magnetics will be discussed in Section III.
the converter at 10 MHz for 300 V input and 28 V output at 20 W is summarized in Table I.

<table>
<thead>
<tr>
<th>Variable</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( n )</td>
<td>2.3</td>
</tr>
<tr>
<td>( R_s )</td>
<td>46 ( \Omega )</td>
</tr>
<tr>
<td>( L_m )</td>
<td>2.2 ( \mu H )</td>
</tr>
<tr>
<td>( Z_t )</td>
<td>34.5 ( \Omega )</td>
</tr>
<tr>
<td>( Z_r )</td>
<td>131.4 ( \Omega )</td>
</tr>
<tr>
<td>( C_r )</td>
<td>1 ( nF )</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>( L_r ) Calculation</th>
<th>2.35 ( \mu H )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Practical</td>
<td>2.7 ( \mu H )</td>
</tr>
<tr>
<td>( Q ) Calculation</td>
<td>1.05</td>
</tr>
<tr>
<td>Practical</td>
<td>1.13</td>
</tr>
</tbody>
</table>

An LTSpice simulation of the Class-DE converter is performed using the GaNFET models from the manufacturers. The simulation results showing key waveforms are provided in Fig. 4. The turn-on and turn-off drive voltages for the primary GaNFETs from GaN Systems and the secondary GaNFETs from EPC are 6 V and -2 V, and 5 V and -2 V, respectively.

![Magnetizing current (im)](image1)

![Resonant tank current (ir)](image2)

![Resonant inductor voltage (Vlr)](image3)

![Resonant capacitor voltage (Vcr)](image4)

![Secondary-side low-side GaNFET drain-to-source voltage (V2)](image5)

![Primary-side low-side GaNFET drain-to-source voltage (V4)](image6)

![Output voltage (Vout)](image7)

Fig. 4. LTSpice simulation results for \( V_{in} = 300 \) V at \( D_{in} = 18\% \) and \( D_{out} = 40\% \). The output power \( P_{out} = 20 \) W. Power stage design parameters given in Table I are used in the simulation.

The voltage gain of the resonant tank \( M \) is plotted in Fig. 5 with respect to the normalized frequency \( f_n \) and the quality factor \( Q \) for a given \( k \). Similarly, the voltage gain of the resonant tank \( M \) is plotted with respect to the normalized frequency \( f_n \) and \( k \), for a given quality factor \( Q \). As shown in the Fig. 6. For the converter design specifications described above, \( k = 0.82 \), \( f_s = 3 \) MHz, and \( f_n = 3.33 \).

### Design choices

1) The converter is operating well above the resonance frequency with \( f_s = 3.33 \). Choosing a large \( f_s \) provides a large step-down while giving enough lagging current to achieve ZVS of the primary GaNFET within the dead-time selected.

2) The reactive power is considerably large compared to the active power sent to the load. Hence voltampere (VA) rating of the transformer is lower compared to the VA processed by the tank.

3) Since, the transformer size is small, its \( L_m \) will also be small for an efficient transformer design. Values of \( k < 1 \) can have a sizable effect on the gain as seen in Fig. 6.

4) In the design process \( k \) is not a design parameter, and it is not dependent on \( L_m \) for resonant operation. Achieving high values of \( k \) will lead to efficient transformer designs at this high frequency of operation.

5) The quality factor \( Q \) does not affect the gain or operating point of the system significantly at high \( f_n \) as can be seen in Fig. 5. A range of quality factor \( Q \) is possible for the design. However, to limit the voltage stress on the resonant capacitor \( C_r \) to a reasonable value a single capacitor can be used, a \( Q \) close to 1 is chosen.

![Voltage gain vs. Loaded quality factor vs. Normalized switching frequency for \( k = 0.82 \)](image8)

![Voltage gain vs. Constant \( k \) vs. Normalized switching frequency for \( Q = 1.13 \)](image9)

Fig. 5. Voltage gain vs. Loaded quality factor vs. Normalized switching frequency for \( k = 0.82 \).

Fig. 6. Voltage gain vs. Constant \( k \) vs. Normalized switching frequency for \( Q = 1.13 \).

The variations of output voltage and output power with respect to the phase-shift \( \Phi_{P,S} \) are provided in Figs. 7(a), 8(a) and 7(b), 8(b) respectively for various input voltages. The LTSpice simulated, calculated and experimental \( V_{out} \) and \( P_{out} \) are compared in Fig. 7(a), 7(b) for \( V_{in} = 254 \) V.

The maximum output voltage and output power for both \( V_{in} = 300 \) V, 254 V and 200 V occurs at a phase-shift of 54° (15 ns) as shown in Figs. 7 and 8. For 300 V input voltage, the output voltage (from 28 V to 0 V) and output power (from 20 W to 0 W) can be controlled by changing the phase-shift \( \Phi_{P,S} \) from 82° to 180°. Between this operating phase range, the inductor current will have enough energy for soft-switching. Hence, operation above peak power phase-shift (54° here for \( V_{in} = 254 \) V) is used to control output power.
Fig. 7. (a). The variation of output voltage; (b) output power with respect to the phase-shift $\Phi_{PS}$ for $V_{in}=254$ V, $R_L=40$ Ω.

Fig. 8. (a). The variation of output voltage; (b) output power with respect to the phase-shift $\Phi_{PS}$ for $V_{in}=300$ V and 200 V, $R_L=40$ Ω.

Fig. 9. 4F1 and 67 material core loss density comparison at 10 MHz for different operating temperatures.

III. DESIGN AND FEM SIMULATIONS OF MAGNETICS

A. Inductor and Transformer designs

With the emergence of GaN and SiC devices, there has been a significant advancement in semiconductor device switching speed, but magnetics has become a primary limitation constraining miniaturization. By increasing the switching frequency of the converter, the absolute value of capacitance and inductance can be reduced but the actual size reduction at very high frequencies depends on the allowable loss power density. Appropriate core material and winding structure have to be selected for these high frequencies to reduce the loss and realize the achievable miniaturization. Emerging thin-film magnetic materials are a good choice for frequencies greater than 10 MHz. These materials are typically alloys with Fe, Co and Ni. But these are not commercially available at economical costs [19], [20]. Another limitation is the conductor technology. Usually Litz wire is the choice for high-frequency power applications, however for frequencies higher than 1 MHz, the required strand diameter is around 40 µm which can be expensive and difficult to handle. For these operating frequencies considered here, foil winding structure can be simple and effective solution because they have higher packing factor, better thermal performance compared to Litz wire, and are more cost effective.

There is limited data available on the design of high frequency (HF) and very high frequency (VHF) power magnetics. Power magnetics have high flux drive. For most of the materials, large signal loss data are not available at above a few MHz. Among the commercially available materials, Ni-Zn ferrites and metal-powder materials, which are developed for RF applications, have very high resistivity and are suitable for the present application. The performance factor for these RF materials in range of 1 MHz to 100 MHz are reported in [21] based on the method proposed in [22]. Performance factor is the product of amplitude of AC flux density ($B_{ac}$) and frequency ($f$) and is a measure of power handling capability per unit volume for a given core loss density and is a relevant performance metric when core loss is the major design constraint (usually true for transformers and resonant inductors), neglecting AC winding loss. Among the above reported materials, Ferroxcube 4F1 [23] and Fair-Rite 67 [24] material were available in planar structures and rest were available in rods and toroidal shapes meant for RF applications. The 67 material also has the highest performance factor at 10 MHz [20].

For both Ferroxcube 4F1 and Fair-Rite 67 materials, core loss density at 10 MHz for temperatures 25° C and 100° C (sinusoidal flux assumed) is plotted in Fig. 9 from the raw data provided by the manufacturers. The core loss density of 67 material is 390 mW/cm³ at 10 MHz for
$B_{eo}$ of 10 mT and is nearly a third of what it is for 4F1 material. Because of the relatively high thermal coefficient of the 4F1, it is not a good option for fabricating a resonant inductor with low air-gap designs. For the initial prototype, 67 material was chosen as the core option for the above reasons. However, a drawback of the 67 material is that when it is exposed to $B_{eo}$ of greater than 20 mT the material properties irreversibly change and have higher losses than the initial characteristics. Permeability of both the material at 25°C and 100°C is given in Table II. The PCB windings for inductor and transformer prototypes are shown in Fig. 10. The inductor and transformer designs are summarized in Tables III and IV, respectively.

A 4-layer PCB (thickness=1.575 mm) with 1 oz. copper thickness is used for practical implementation of the power circuit. To maintain the ease of manufacturing and also high repeatability, multi-layered PCBs are used to realize the magnetic winding structures, 6-layer PCB for the inductor and 8-layer PCB for the transformer. For the inductor, the copper thickness in all layers is 35 µm, and the 3rd and 4th layers are parallel connected. This is done to achieve even number of layers for PCB. Since no air-gap was used in the core for inductor, the field intensity is symmetrical across the middle turn, so paralleling the middle turn ensures equal current sharing between the paralleled layers.

In the transformer, the 5 primary turns are placed in the first 5 layers, the 6th layer in the PCB is kept empty, and the 2 secondary turns are placed in 7th and 8th layers, respectively. Providing an empty 6th layer not only increases the isolation between the primary and secondary windings, but it also minimizes the interwinding capacitance. In Tables III and IV, the measured AC resistance values are used to calculate the AC winding loss.

Based on the one-dimensional field approximation [25], analytical calculations are performed to estimate the AC resistance in the planar PCB windings. This analysis helped to choose an initial optimal thickness for the PCB windings. However, a more detailed FEM analysis is required for operation at 10 MHz to improve the design due to the importance of parasitic effects from aspects such as PCB traces and vias.

### Table II: 4F1 and 67 Permeability with Temperature

<table>
<thead>
<tr>
<th>Material</th>
<th>Permeability @ T=25°C</th>
<th>Permeability @ T=100°C</th>
</tr>
</thead>
<tbody>
<tr>
<td>4F1</td>
<td>80</td>
<td>40</td>
</tr>
<tr>
<td>67</td>
<td>40</td>
<td>45</td>
</tr>
</tbody>
</table>

![Fig. 10. A photo of inductor and transformer PCB winding prototypes.](image)

### Table III: Inductor Design Summary

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance</td>
<td>2.8 μH</td>
</tr>
<tr>
<td>Core</td>
<td>EEQ-20, 67 material, Volume=2.01 cm³, Area=0.6 cm²</td>
</tr>
<tr>
<td>Overall height</td>
<td>12.7 mm</td>
</tr>
<tr>
<td>Effective core length</td>
<td>3.33 cm</td>
</tr>
<tr>
<td>Turns, Air-gap</td>
<td>5 turns, No Air-gap</td>
</tr>
<tr>
<td>Core loss @ 20 W</td>
<td>0.68 W (@ $B_{eo}$=11.2 mT)</td>
</tr>
<tr>
<td>Core loss @ 12 W</td>
<td>0.46 W (@ $B_{eo}$=9.3 mT)</td>
</tr>
<tr>
<td>Copper loss @ 20 W</td>
<td>0.13 W (for $L_{ac}$=0.831 A)</td>
</tr>
<tr>
<td>Copper loss @ 12 W</td>
<td>0.09 W (for $L_{ac}$=0.683 A)</td>
</tr>
<tr>
<td>AC resistance @ 10 MHz</td>
<td>190 mΩ</td>
</tr>
<tr>
<td>Copper thickness</td>
<td>35 µm (in all layers)</td>
</tr>
<tr>
<td>PCB thickness layers</td>
<td>0.254 mm</td>
</tr>
<tr>
<td>PCB thickness layers layers</td>
<td>0.38 mm</td>
</tr>
</tbody>
</table>

### Table IV: Transformer Design Summary

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transformation ratio $n$</td>
<td>2.5</td>
</tr>
<tr>
<td>Primary magnetizing inductance</td>
<td>2.18 μH</td>
</tr>
<tr>
<td>Core</td>
<td>EEQ-13, 67 material, Volume=0.28 cm³, Area=0.5 cm²</td>
</tr>
<tr>
<td>Overall height</td>
<td>3.95 mm</td>
</tr>
<tr>
<td>Effective core length</td>
<td>1.39 cm</td>
</tr>
<tr>
<td>Turns</td>
<td>5 turns primary, 2 turns secondary</td>
</tr>
<tr>
<td>Core loss @ 20 W</td>
<td>0.055 W (@ $B_{eo}$=8.7 mT)</td>
</tr>
<tr>
<td>Core loss @ 12 W</td>
<td>0.038 W (@ $B_{eo}$=7.3 mT)</td>
</tr>
<tr>
<td>Copper loss @ 20 W</td>
<td>0.265 W (for $L_{ac}$=0.831 A)</td>
</tr>
<tr>
<td>Copper loss @ 12 W</td>
<td>0.18 W (for $L_{ac}$=0.683 A)</td>
</tr>
<tr>
<td>AC resistance referred to primary @ 10 MHz</td>
<td>385 mΩ</td>
</tr>
<tr>
<td>Copper thickness</td>
<td>35 µm (in top and bottom layers)</td>
</tr>
<tr>
<td>PCB</td>
<td>17.5 µm (in all middle layers)</td>
</tr>
<tr>
<td>PCB thickness layers layers</td>
<td>0.254 mm</td>
</tr>
<tr>
<td>PCB thickness layers layers</td>
<td>0.257 mm</td>
</tr>
</tbody>
</table>

### Table V: Transformer Design Summary

#### B. FEM simulations

Maxwell 3D simulations have been performed to estimate the AC resistance and leakage inductance of magnetics at 10 MHz. The finite element modelling (FEM) simulation results of the transformer current density and flux density at 10 MHz are shown in Figs. 11(a) and 11(b). The skin depth of copper at 10 MHz is 20.6 µm. A fine mesh based on inside length selection is used to simulate the eddy current effects in the winding. In the primary and secondary windings, the layer to layer connections are made through the vias with an outer diameter of 0.45 mm and the diameter of the via hole is 0.2 mm. In the transformer 3D simulation model, the vias are placed between 2 layers (layer-to-layer).
Design of the magnetics has been a major part of the converter design. The core material selection and PCB windings structure are part of the design challenges that enabled the operation of the converter at high switching frequency of 10 MHz. The parameters of the transformer are measured using the Agilent 4294A Impedance Analyzer. The measurement results are shown in Figs. 12-15.

From Fig. 13, the resonance frequency of the transformer is 48.5 MHz, and the primary magnetizing inductance of the transformer at 10 MHz is 2.18 µH as shown in Fig. 14, which results in a primary transformer self-capacitance of 4.95 pF. The measured interwinding capacitance of the transformer as shown in Fig. 15 is 8.99 pF at 10 MHz. It is obtained by shorting the primary and secondary windings, and measuring the capacitance across the shorted primary and secondary windings. A comparison of the simulated and measured parameters of the transformer is provided in Table V. The simulated and measured transformer parameters show a close match, with the largest error in the AC resistance.
TABLE V: COMPARISON OF SIMULATED AND MEASURED TRANSFORMER PARAMETERS AT 10 MHz

<table>
<thead>
<tr>
<th>Variable</th>
<th>Simulation</th>
<th>Measurement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary magnetizing inductance</td>
<td>2.17 µH</td>
<td>2.18 µH</td>
</tr>
<tr>
<td>AC resistance</td>
<td>300 mΩ</td>
<td>385 mΩ</td>
</tr>
<tr>
<td>Leakage inductance</td>
<td>188 nH</td>
<td>194 nH</td>
</tr>
<tr>
<td>DC resistance</td>
<td>40 mΩ</td>
<td>45 mΩ</td>
</tr>
</tbody>
</table>

The FEA simulation results of the inductor current density and flux density at 10 MHz are shown in Figs. 16(a), 16(b) and 16(c), respectively. As shown in Fig. 16(b), the current is pushed towards the edges of the winding. In the inductor 3D simulation model, the vias pass through all layers (top-layer to bottom-layer). The measured parameters and impedance of the inductor using the Impedance Analyzer are shown in Fig. 17 and 18.

![Fig. 16. Plots from the 3D simulations of the EEQ-20 inductor (a) Current density at 10 MHz; (a) Current density top view at 10 MHz; (c) Magnetic flux density at 10 MHz.](image)

![Fig. 17. Measured AC resistance and inductance of the EEQ-20 inductor.](image)

![Fig. 18. Measured impedance of the EEQ-20 inductor.](image)

The inductance and resistance parameters shown in Fig. 17 are given by the Impedance Analyzer for an equivalent circuit of series connected inductor and resistor. A series resistance of 231.9 mΩ is measured at 10 MHz. Analytically estimated series resistance of the inductor at 10 MHz is only 117 mΩ and FEM simulations estimate 131 mΩ. This larger error in the measured value is expected due to the parasitic capacitance of the winding. From the impedance plot in Fig. 18, it can be seen that the resonant frequency is 32.7 MHz. Since the resonant frequency is close to the measurement frequency of 10 MHz, the effect of parasitic capacitance can’t be neglected. The winding capacitance is estimated to be 9 pF from the resonant frequency.
capacitance creates a significant change in the magnitude and phase of the current measured by the Impedance Analyzer which leads to large error in the measured AC resistance. The measured AC resistance is corrected and estimated to be around 190 mΩ after compensating for the winding capacitance.

A comparison of the simulated and measured inductance, DC and AC resistances of the inductor is provided in Table VI. Again, a close match is achieved with the largest error in the AC resistance. The error in AC resistance for both transformer and inductance might be due to the tolerances in PCB layer and via copper thickness. The copper plating thickness of via is usually not a parameter that can be specified. PCB manufacturers usually guarantee a minimum plating thickness and for the current PCBs 18 µm was guaranteed by the manufacturer.

### Table VI: Comparison of Simulated and Measured Inductor Parameters at 10 MHz

<table>
<thead>
<tr>
<th>Variable</th>
<th>Simulation</th>
<th>Measurement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance</td>
<td>2.89 µH</td>
<td>2.69 µH</td>
</tr>
<tr>
<td>AC resistance</td>
<td>131 mΩ</td>
<td>190 mΩ</td>
</tr>
<tr>
<td>DC resistance</td>
<td>37.5 mΩ</td>
<td>40 mΩ</td>
</tr>
</tbody>
</table>

### IV. Experimental Results

An experimental prototype of the Class-DE based converter is shown in Fig. 19. The resonant converter is operated along a narrow optimized trajectory to guarantee ZVS and ZCS. The inductance and noise coupling in gate drive loop are very critical for operation of converter at 10 MHz and at high input voltages. For the practical implementation, primary 650 V, 220 mΩ GS66502B GaNFETs with low output capacitance (17 pF) and gate charge (1.7 nC) are used. For synchronous rectification, 40 V, 60 mΩ EPC2014C GaNFETs (Coss=150 pF, Qg=2 nC) are used in the secondary side. A HF diode PMEG66010CEH is used for D1 and D2. The experimental results are provided in Figs. 20, 21 and 22. The primary switch-node voltage, gate-drive signal for GaNFET S1, and the output voltage for phase-shifts 90° and 126° are shown in Figs. 20 and 22, respectively. The output powers in Figs. 20 and 22 are 12 W and 5 W, respectively.

High-frequency resonant capacitors from ATC are used for $C_1$, $C_2$ and $C_3$. A 1000 V, 1 nF capacitor (100C102JW) is used for $C_1$ [26]. A 100 V, 684 nF capacitor (900C684MP) is used for $C_2$ and $C_3$ [27]. A digital isolator ADuM210N with common mode transient immunity (CMTI) ≥ 100 V/µs is used for isolation. Due to non-availability of commercially available half-bridge gate drivers for 300 V input and 10 MHz operation, and to quickly evaluate the power stage design, a battery powered isolated low-side gate driver LM5114 [28] is used for driving each GaNFET. All gate-drivers for switches S1-S6 have been designed with a negative-bias supply to prevent false turn-on. A negative bias of -2 V is used for both primary side/GaN system devices and secondary side/EPC devices. Negative bias voltage in switch $S_6$ can be seen from Fig. 20. Independent turn-on and turn-off gate drive resistors $R_{g,ON}=20$ Ω and $R_{g,OFF}=3.3$ Ω are used to counter Miller effect on primary side. A Virtex-5 FPGA development board is used to generate the required 10 MHz driving signals on both primary and secondary sides.

![Fig. 19. An experimental prototype of the Class-DE based converter.](image)

![Fig. 20. Experimental waveforms for $V_{in}=254$ V, Phase-shift $\Phi_{p,2}=25$ ns (90°), $D_{on}=18\%$. CH1: Gate-to-source signal of $S_1$ (5 V/div); CH2: Drain-to-source waveform of $S_1$ (50 V/div); CH3: Output voltage across 40 Ω load (12.5 V/div).](image)

![Fig. 21. Experimental waveforms for $V_{in}=254$ V, Phase-shift $\Phi_{p,2}=25$ ns (90°), $D_{on}=18\%$. CH1: Resonant tank current (2 A/div) (dark blue); CH2: Resonant tank voltage (50 V/div) (light blue).](image)

![Fig. 22. Experimental waveforms for $V_{in}=254$ V, Phase-shift $\Phi_{p,2}=35$ ns (126°), $D_{on}=18\%$. CH1: Gate-to-source signal of $S_1$ (5 V/div); CH2: Drain-to-source waveform of $S_1$ (50 V/div); CH3: Output voltage across 40 Ω load (12.5 V/div).](image)
V. POWER LOSS BREAKDOWN

A. Loss-breakdown

The total loss breakdown for the proposed DC-DC converter for $V_{in}=300$ V, at rated power is shown in Fig. 23. The measured efficiency of the prototype converter is provided in Fig. 24. The inductor and transformer losses include both winding loss and core loss. The driving loss is the total gate drive loss for both primary and secondary GaNFETs. The GaNFET device losses include the total forward and reverse conduction losses, and switching loss due to all primary and secondary GaNFETs. This device loss is very low when all the GaNFETs are soft-switching. In other words when the dead-time is optimum (for both primary and secondary) the total device loss will be very low. The loss due to the power consumption in the auxiliary power supply is estimated to be 1 W, the loss due to the ESR of the capacitors, and PCB traces are considered as additional conduction losses. The total power loss is 3.46 W. The calculated efficiency of the converter at an output power of 20.2 W is 85.38%. Optimizing the magnetics and auxiliary power supply (for powering the gate drivers) designs could further increase the efficiency of the converter. Integrating the transformer and inductor into a single magnetic structure will reduce the overall size of the magnetics. Winding resistance can be reduced by paralleling multiple layers in planar PCB windings. The power stage and magnetics designs could be further investigated and optimized by changing the inductance constant-$k$ described in Section II, however it is out of scope of this paper.

Fig. 23. Total loss breakdown for a 300 V to 28 V step-down for an output power $P_{out}=20.2$ W at 10 MHz switching frequency.

Fig. 24. Measured efficiency as a function of output power.

B. Control of the HF DC-DC converter

Envelope tracking capability helps to reduce heat and power consumption of the power amplifier (PA). Precise control is not a requirement for this application [29], [30]. The PA is linear (Class A or Class AB for instance) and has very high bandwidth. The envelope tracking converter can be slower and less accurate because the only requirement is to supply the PA with a voltage higher than the envelope to avoid the saturation of the output stage of the PA. But the bandwidth required (close to 1 MHz) is still very high for a switching converter. To achieve this high bandwidth a feed-forward control can be implemented. The PA load can be effectively represented by a resistor. For a given PA, the phase-shifts $\Phi_{f-s}$ can be pre-calculated and stored in a look-up table over the output voltage range. The recommended control block diagram is illustrated in Fig. 25. This suggested control has not been validated as a part of this paper.

Fig. 25. Recommended control block diagram.

VI. CONCLUSIONS

In this paper, a high-frequency, high-step down isolated DC-DC converter equipped with the GaN devices is analyzed and designed. The proposed resonant design shapes waveforms to optimize magnetics and achieve high efficiency with high power density. A low-EMI is expected due to S-shaped transition of the switch-node voltage, and due to the smooth and sinusoidal high frequency resonant tank current waveform. Moreover, the following solutions help in minimizing the radiated EMI in HF DC-DC converters: by minimizing the power supply path for high frequencies, by designing the PCB to minimize the loop areas, by selecting the correct HF capacitors, and by adding an electromagnetic shielding.

The inductor and transformer are designed using commercially available magnetic materials to minimize the physical size and core and copper losses when operating at a switching frequency of 10 MHz. The core material Fair-Rite 67 was chosen from many of the commercially available magnetic materials because of its better performance factors and its availability in low-profile planar structures. Maxwell 3D simulations were performed to estimate the parameters of the inductor and transformer to aid the design process. A phase shift angle between the primary and secondary GaNFETs was used...
to regulate the output voltage and power of the DC-DC converter. Phase-shift angle range between peak power angle and 180° is used to ensure that there is enough reactive energy to soft-switch at low loads. A 20 W, 300 V to 28 V laboratory prototype operating at 10 MHz converter achieved an efficiency of 85.2%.

REFERENCES


Prasanth Thummula
(S’11–M’15)
received the M.Tech. degree in electrical engineering from Indian Institute of Technology Kharagpur, Kharagpur, India, and Ph.D. degree in power electronics from Technical University of Denmark (DTU), Kongens Lyngby, Denmark, in 2010 and 2015, respectively. He was a visiting Ph.D. student at Colorado Power Electronics Center, CoPEC, University of Colorado, Boulder, CO, USA, from September 2013 to January 2014. He worked as a Postdoctoral Researcher: at the Electrical Machines and Drives Laboratory, National University of Singapore, Singapore from June 2015 to June 2016, at Utah Power Electronics Lab, Utah State University, Utah, USA from June 2016 to May 2017, at the Electronics Group, Technical University of Denmark from July 2017 to June 2018, respectively. Currently, he is working as a Design and Development Engineer in Flux A/S, Aasna, Denmark from August 2018.

His key research interests include high frequency and very high frequency DC-DC, DC-AC and AC-DC converters, high-voltage (HV) capacitor charging and discharging applications, magnetic design for Defense and Space applications, high frequency planar and integrated magnetics, and wireless power transfer. He received the best student paper award at the IEEE ECCE USA Conference, Denver, CO, USA, in 2013. He has served as a session chair in IPEC-ECCE Asia 2018 conference at Niigata, Japan. He has published over 20 technical papers in IEEE journals and conferences, and is a frequent reviewer of IEEE journals.
Dorai Babu Yelaverthi (S’17) received the B.E. degree in electrical and electronics engineering from Jawaharlal Nehru Technological University, Hyderabad, India in 2011, and the M.Tech. degree in electrical engineering from IIT Kanpur, Kanpur, India, in 2013.

From 2014 to 2016, he worked on power converter topologies for utility applications as a Research Engineer at National University of Singapore (NUS), Singapore. Prior to joining NUS, he was an Engineer with the Aeronautical Development Agency, Bangalore, India. He is currently working towards the Ph.D. degree in Electrical and Computer Engineering from Utah State University. His research interests include topology and control of power converters for utility and electric vehicle applications.

Regan Zane (SM’07) received the Ph.D. degree in electrical engineering from the University of Colorado, Boulder, in 1999.

He is currently a Full Professor with the David G. and Diann L. Sant Endowed Professorship in the Department of Electrical and Computer Engineering and Director of the Center for Sustainable Electrified Transportation (SELECT) at Utah State University in Logan, UT. Prior to joining USU, he was a faculty member at the University of Colorado-Boulder, Colorado Power Electronics Center, CoPEC, 2001 to 2012, and research engineer at GE Global Research Center, Niskayuna, NY, 1999 - 2001. He has recent and ongoing research programs in power electronics for electric vehicle charging infrastructure, including extreme fast charging and static and dynamic wireless charging, battery management systems, dc microgrids, and grid tied and grid interactive converters, and grid integration of energy storage and renewable energy.

Dr. Zane received the NSF Career Award in 2004, the 2005 IEEE Microwave Best Paper Prize, the 2007 and 2009 IEEE Power Electronics Society Transactions Prize Letter Awards and the 2008 IEEE Power Electronics Society Richard M. Bass Outstanding Young Power Electronics Engineer Award. He received the 2006 Inventor of the Year, 2006 Provost Faculty Achievement, 2008 John and Mercedes Peebles Innovation in Teaching, and the 2011 Holland Teaching Awards from the University of Colorado. He has co-authored over 175 peer-reviewed publications and the textbook Digital Control of High-Frequency Switched-Mode Power Converters.

Ziwei Ouyang (S’07, M’11, SM’17) received his PhD degree from Technical University of Denmark (DTU) in 2011. From 2011 to 2013, he was a postdoc researcher at DTU. From 2013 to 2016, he was appointed as an assistant professor at DTU. His research areas focus on high-frequency planar magnetics modeling and integration, high-density high-efficiency power converters, PV battery energy storage system, and wireless charging etc.

He is IEEE senior member. He has over 60 high impact IEEE journal and conference publications, co-author on a book chapter on Magnetics for the “Handbook of Power Electronics” and currently he is the holder of 8 international patents. He was a recipient of Young Engineer Award at PCIM-Asia 2014, and received Best Ph.D. Dissertation of the Year Award 2012 in Technical University of Denmark. He received several Best Paper Awards in IEEE sponsored international conferences. He has been invited to give lectures in many universities, enterprises and educational seminars and workshops around the world including USA, Europe and China. He has served as session chair in some IEEE sponsored conferences and associated editor for IEEE Journal of Emerging and Selected Topics in Power Electronics.

Michael A. E. Andersen (M’88) received the M.Sc.E.E. and Ph.D. degrees in power electronics from the Technical University of Denmark, Kongens Lyngby, Denmark, in 1987 and 1990, respectively.

He is currently a Professor of power electronics at the Technical University of Denmark, where since 2009, he has been the Deputy Head of the Department of Electrical Engineering. He is the author or coauthor of more than 300 publications. His research interests include switch-mode power supplies, piezoelectric transformers, power factor correction, and switch-mode audio power amplifiers.