Research of PCB Parasitic Inductance in the GaN Transistor Power Loop

Sun, Bainan; Zhang, Zhe; Andersen, Michael A. E.

Published in:
Proceedings of IEEE Workshop on Wide Bandgap Power Devices and Applications

Link to article, DOI:
10.1109/WiPDAAsia.2019.8760312

Publication date:
2019

Document Version
Peer reviewed version

Citation (APA):
Research of PCB Parasitic Inductance in the GaN Transistor Power Loop

Bainan Sun, Zhe Zhang, Michael A.E. Andersen
Department of Electrical Engineering
Technical University of Denmark
2800 Kongens Lyngby, Denmark

Abstract—Gallium Nitride (GaN) transistor in the high power density converter application is widely researched nowadays. High frequency switching largely reduces the volume of passive components and also leads to challenges in the PCB layout. Parasitic inductance within the critical power loop should be minimized to fully harness the potential of GaN transistor fast switching capability. This paper provides a numerical method for the power loop inductance quantification. Experimental results on the synchronous buck converter are given to validate the estimation accuracy.

Index Terms—Power loop inductance, GaN transistor, finite element analysis.

I. INTRODUCTION

GaN HEMT has lower parasitic capacitance and faster switching capability compared to its Silicon counterparts [1]–[3]. During high frequency switching, parasitic inductance of the power loop PCB tracks, as shown in Fig. 1(a), will result in drain-source voltage ringing and potentially leads to the transistor over-voltage breakdown [4]–[6]. This power loop inductance should be quantified and minimized in the design stage of PCB layout. Finite element analysis (FEA) tool is widely used and proved precise in extracting the parasitic inductance from 3D circuit models [7]–[11]. However, FEA simulation on the PCB model is time-consuming and inconvenient for layout optimization. A numerical model of the GaN transistor power loop inductance is essential.

A well-known low inductance power loop layout method is shown in Fig. 1(b). Magnetic cancellation is achieved by opposite current flows in the paralleled planes, which helps to reduce the power loop inductance [12]. To numerically quantify the power loop inductance value, the classic equation for PCB inductance calculation is generally used as

\[ L_{pcb} = \mu_0 \frac{w}{l}, \quad (1) \]

where \( \mu_0 \) is the vacuum permeability, \( w \) is the conductor width, \( l \) is the conductor length and \( h \) is the vertical distance between the two conductors. The classic equation is derived from the Maxwell equation and Biot-Savart law, and simplified on the 2D geometry, as shown in Fig. 1(c), based on the assumption of uniform electric field (\( H \) field) between two infinite long tracks. However, the classic equation is reported to be inaccurate in low \( w/h \) ratios and a more complex numeric model is researched in [13]. The model is based on the premise of uniform current distribution within the two PCB tracks, which is not valid in the high frequency ringing scenarios.

The power loop inductance in the GaN transistor implementation is investigated in this paper. Section II explains several basic inductance concepts, and introduces how they matter in the power loop inductance modeling and quantification. The equivalent loop conductor concept is illustrated as a novel approach for power loop inductance quantification. In Section III, the numerical equation for power loop inductance estimation is provided based on the parameter sweep in FEA simulation, which is verified by the experimental results on the synchronous buck converter. Section IV concludes the paper.
II. INDUCTANCE IN TRANSISTOR POWER LOOP

A. Self-inductance and mutual-inductance

Inductance is one of the most widely misunderstood concepts in the electrical engineering [14]. As the basis for partial inductance and power loop inductance illustration, the fundamental concepts of inductance are first discussed. Alternating current in the conductor induces changing magnetic field (\( B \)), which is described by the Faraday’s law shown in (2). Time-varying magnetic field cut through the closed loop conductor area will induce reverse voltage potential (\( \varepsilon \)) to oppose the original alternating current. Inductance is defined to describe this opposing relationship between the induced voltage potential and the original current. If the voltage potential is induced in the same conductor in which the alternating current is conducting, this effect is described as self-inductance (\( L \)). For the simplified 2D geometry conductor, the self-inductance is derived in (3) and defined as (4). It should be noted that a closed loop integration path has to be defined for both Faraday’s law and inductance definition. In other words, the concept of inductance can only be applied in a closed loop conductor.

\[
\oint \vec{E} \cdot dl = -\int \frac{\partial \vec{B}}{\partial t} \cdot d\vec{S} \tag{2}
\]

\[
\varepsilon = -\frac{d}{dt} \int \vec{B} \cdot d\vec{A} = -L \frac{di}{dt} \tag{3}
\]

\[
L = \frac{\int \int \vec{B} \cdot d\vec{A}}{di} \tag{4}
\]

The magnetic field induced by current can be calculated by Biot-Savart law, as shown in (5), where \( \mu_0 \) is the vacuum permeability and \( r \) is the differential element in the direction of conventional current. According to (4) and (5), it should be noted that the self inductance is irrelevant to the amplitude and frequency of the excitation current.

\[
B_r = \frac{\mu_0}{4\pi} \int_C \frac{idl \times r'}{|r|^3} \tag{5}
\]

Mutual-inductance (\( M \)) is used to describe the effect when the opposing voltage potential is induced by the alternating current in another conductor, which is defined in (6) and (7). It should be noted that the mutual-inductance between two conductors are the same, which can be proved by Biot-Savart law and Ampere’s circuital law. Mutual-inductance can be numerically calculated according to the coupling coefficient (\( K \)) and self-inductance of each conductors, as shown in 3. The coupling coefficient \( K \) varies from 0 to 1 and decided by the spatial alignment of the two conductors.

\[
M_{12} = \frac{\int \int B_{12} \cdot d\vec{A}_2}{di_1} \tag{6}
\]

\[
M_{21} = \frac{\int \int B_{21} \cdot d\vec{A}_1}{di_2} \tag{7}
\]

\[
M_{12} = M_{21} = K \cdot \sqrt{L_1L_2} \tag{8}
\]

However, in the research of high-speed digital circuit and long-distance transmission line, there’s a growing interest in the electromagnetic induction of the partial element within a circuit operation. The concept of partial-inductance is thus proposed to break the total conductor loop into multiple elements and individually investigate the EMI between these elements. The inductance of via, wire or PCB tracks discussed without a ground path identified. Similarly, partial inductance itself doesn’t have a physical meaning. Any numeral value of partial inductance from calculation, simulation or manufacturer data sheet is based on one assumed ground return path. However, partial inductance can be used to optimize the loop inductance. The overall inductance of a closed loop conductor can be obtained by summing up the partial inductance of each partial element according to (9). (10) reveals the EMI effect between the partial paralleled conductors, which is used in [6] for gate loop and power loop optimization.

\[
L_{p_{series}} = L_{p_{1,1}} + L_{p_{2,1}} + 2M_p \tag{9}
\]

\[
L_{p_{parallel}} = \frac{L_{p_{1,1}}L_{p_{2,1}} - M_p^2}{L_{p_{1,1}} + L_{p_{2,1}} - 2M_p} \tag{10}
\]

Several points need to be emphasized include:

1) Inductance must be defined in a close loop conductor
2) Self-inductance is decided by the current flow path and the space permeability.
3) Mutual-inductance is defined in the geometry of two adjacent closed loop conductors.
4) Mutual-inductance is decided by the current flow path in each conductor, spacial alignment of the two conductors and the space permeability.

B. Partial-inductance

As discussed in the last section, self-inductance and mutual-inductance are used to investigate the electromagnetic interference (EMI) of and in between the close-loop conductors. However, in the research of high-speed digital circuit and long-distance transmission line, there’s a growing interest in the electromagnetic induction of the partial element within a circuit operation. The concept of partial-inductance is thus proposed to break the total conductor loop into multiple elements and individually investigate the EMI between these elements. The inductance of via, wire or PCB tracks discussed in many books and papers are all within the scope of partial-inductance. Self-partial-inductance (\( L_p \)) and mutual-partial-inductance (\( M_p \)) are defined in a similar way as (3)(6)(7), numeral value of which are determined by the current distribution and spatial alignment of the partial branches. Parallel and series connection of partial inductance is shown in Fig. 2 and the corresponding numeral equation are shown in (9)(10).
C. Partial inductance in the converter power loop

The partial inductance network within a power loop can be given as the equivalent circuit shown in Fig. 3. \( L_{c_1}, L_{c_2}, \) and \( L_{c_3} \) are the parasitic inductance from the package of GaN transistor and decoupling capacitor respectively. The chip scale package widely adopted by the GaN transistor manufacturers largely reduces this package inductance as low as 0.1 nH. \( L_{p_1}, L_{p_2}, \) and \( L_{p_3} \) are the partial inductance from PCB tracks, which contribute to the majority of the power loop inductance. In addition to the self partial inductance, there’s mutual partial inductance between each two conductor elements, which is omitted in Fig. 3(b) for simplicity. This model is the basis of 3D FEA simulation. FEA results can be obtained as a matrix, where \( m \) pieces of conductors are considered in the simulation. Diagonal elements in the matrix can be explained as the self partial inductance and non-diagonal elements can be explained as the mutual partial inductance.

To simplify the close-geometry EMI interference between each PCB tracks, the equivalent partial inductance model is shown in Fig. 4. For the PCB layout with regular shaped PCB tracks, the partial inductance of two paralleled plates \( (L_{ep_1}, L_{ep_2} \text{ and } M_{ep_{12}}) \) contributes to the majority of power loop inductance. Impact of the partial inductance \( L_{ep_1}, L_{ep_2} \) and \( M_{ep_{12}} \) is generally neglected. Instead of solving the partial self inductance and partial mutual inductance individually, the power loop inductance is estimated based on the magnetic flux and conduction current distribution. This model is generally used as the basis of 2D FEA simulation and numerical equation derivation.

III. NUMERICAL QUANTIFICATION BASED ON THE LOOP METHOD

A. Loop Inductance Quantification

In this paper, the power loop inductance is further equivalent to the self inductance of one single equivalent inductor as shown in Fig. 5. The equivalent conductor has the same geometry dimensions as the PCB tracks in the layout method shown in Fig. 1(b). Numerical equation of the power loop inductance is obtained by the curve fitting of FEA results collected from the equivalent conductor parameter sweep. TABLE I shows the geometry values used in the parameter sweep, which is defined by the dimensions of the GaN transistor package and the decoupling capacitor package.

Inductance of the equivalent conductor can be viewed as proportional to the length \( l \) in the considered geometry range, which has been proved in prior-art numerical derivation. Copper thickness \( t \) has no impact on the inductance value for the proximity effect during the high frequency ringing. Parameter sweep range of \( h \) is decided by the general clearance between internal layers of PCB and the range of general PCB board thickness, which is collected from the PCB manufacturer. Parameter sweep range of \( w \) covers all the width value of commercial available GaN transistor package, which is

| TABLE I | GEOMETRY VALUES USED IN THE PARAMETER SWEEP |
|---|---|---|---|---|
| Default parameter | \( h \) | \( w \) | \( l \) | \( t \) |
| 1 mm | 6 mm | 20 mm | 0.07 mm |
| Parameter sweep | \( h \) | \( w \) |
| 0.1 - 0.3 mm | 1 - 15 mm |
| (0.05 mm spacing) | (1 mm spacing) |
| 0.5 - 4 mm | |
| (0.5 mm spacing) | |
collected from the GaN manufacturer data sheet. This method can be viewed as a trade-off between the time-consuming FEA simulation on the practical PCB tracks model and the mathematical derived equation with limited accuracy range. Benefit from the regular shape of the equivalent conductor, the FEA simulation model with user defined geometry parameters is easily built in ANSYS Maxwell. Computation load of the FEA parameter sweep is greatly lowered and 195 points of inductance value are obtained with 10 hours’ simulation time on the laptop.

\[
L_{\text{loop}} \approx \mu_0 \frac{h}{w} \left( \frac{0.27}{1 - 0.74 \cdot e^{-0.45(h/w)}} \right) \quad (11)
\]

The FEA simulation data is then imported into MATLAB. As shown in Fig. 6, curve fitting is done by the logistic correction on the classic equation (1). The customized power loop inductance equation is given as (11), which shows a high goodness of fit with R-square value equals 0.9992 (ideal fitting value is 1).

### B. Experimental Validation

A synchronous buck converter is set up to validate the proposed numerical equation. As shown in Fig. 7, two GaN transistors (GS66504B) are configured as totem pole using the low inductance PCB layout. The duty ratio of synchronous buck converter is set to be 0.5 and first tested in 400 V, 300 W switching condition. As shown in Fig. 8, both high side and low side transistor shows a well switching performance with minor voltage ringing on the drain-source voltage.

\[
f_0 = \frac{1}{2\pi} \sqrt{\frac{L_{\text{loop}}}{C_{\text{oss}}}} \quad (12)
\]

\[
f_1 = \frac{1}{2\pi} \sqrt{\frac{L_{\text{loop}}}{C_{\text{oss}} + C_{\text{ex}}}} \quad (13)
\]

To correctly obtain the power loop inductance in the prototype, drain-source voltage ringing frequency is measured. During the switching transient, the power loop inductance is resonant with the transistor output capacitor and the frequency can be obtained as (12). If external capacitor is paralleled to the transistor, the ringing frequency frequency will change to (13). By solving (12) and (13), power loop inductance \( L_{\text{loop}} \) and transistor output capacitance \( C_{\text{oss}} \) can thus be solved. In this test, the switching voltage is set to be 50 V. At this low drain-source voltage, \( C_{\text{oss}} \) is lowered to around 200 pF, while
the power loop inductance is not relevant to the conduction current density. Therefore, the ringing frequency is lowered below 300 MHz, which is within the bandwidth of general passive voltage probe. External capacitor is selected to be close to the transistor output capacitance value (150 pF used in this test), which guarantees the measurement accuracy. The obtained ringing waveform is shown in Fig. 9.

Estimation of the power loop inductance is summarized in Table II. From the measured ringing frequency, the power loop inductance is estimated to be 2.7 nH according to (12) (13). This value is corroborated by the estimated transistor $C_{oss}$ value, which fits the characterization curve specified in the data sheet. Using the proposed numerical equation, the estimation value based on the layout geometry data is only 0.2 nH larger than the estimation value from the experimental results. The proposed method shows a high estimation accuracy with the deviation rate of 7%, which is much smaller than the 26% deviation rate by the classic equation.

<table>
<thead>
<tr>
<th>TABLE II</th>
<th>COMPARISON OF THE POWER LOOP INDUCTANCE ESTIMATION METHOD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Measured data $f_0$=165 MHz $f_1$=220 MHz</td>
<td>Estimated value based on (12) (13) $C_{oss}$ = 192.9 pF $L_{loop}$ = 2.7 nH</td>
</tr>
<tr>
<td>Geometry data $l$ = 17 mm $w$ = 6 mm $h$ = 0.95 mm</td>
<td>Estimated value based on the classic equation (1) $L_{loop}$ = 3.4 nH</td>
</tr>
<tr>
<td></td>
<td>Estimated value based on the proposed equation (11) $L_{loop}$ = 2.9 nH</td>
</tr>
</tbody>
</table>

IV. CONCLUSION

In this paper, power loop inductance in the GaN transistor PCB layout is discussed. The basic concepts of self, mutual and partial inductance, and their impact on the power loop inductance quantification are illustrated. A numerical equation for the GaN transistor power loop inductance estimation is given based on the FEA results of the loop conductor parameter sweep. The proposed method shows a high estimation accuracy compared with the experimental results from the synchronous buck converter.

REFERENCES


