Hybrid Isolated Modular Multilevel Converter (HI-MMC) Based Solid-State Transformer (SST) Topology with Simplified Power Conversion Process and Uneven Voltage Ratio

Zhongchen Pei, Student Member, IEEE, Dehao Kong, Student Member, IEEE, Chao Liu, Student Member, IEEE, Chuang Liu, Member, IEEE, Dongbo Guo, Di Zhu, Student Member, IEEE, Yuanxiang Sun, Student Member, IEEE, Marcelo Lobo Heldwein, Senior Member, IEEE.

Abstract—This paper proposes a novel triple-port solid-state transformer (SST) topology based on a hybrid isolated modular multilevel converter (HI-MMC), which overcomes the limitation of voltage ratio $R_{pp}$ in the conventional MMC-based SST. By integrating a high-frequency link into the MMC structure and applying various types of isolated submodule (ISM), the proposed SST can function as a step-down rectifier, where $U_{MVDC} < U_{MVACp-p}$. In this case, the power electronics converters used to connect downstream MVDC-Link and distributed energy resources (DER) or battery storage require fewer active devices and may minimize the cost of protection equipment. In addition, the proposed SST retains the significant advantages of single-stage SSTS, such as single-stage power conversion, saving capacitor, and a simple control system. First, the topology and modulation strategy of two types of ISMs are discussed. In addition, this article provides a detailed analysis of operation principles, power flow, grid-tied control, and system reliability. Moreover, the proposed converter is compared to other SST topologies in terms of key performance indicators, such as peak efficiency, system volume, and number of active semiconductor devices. Finally, a 300 V/20 kW scaled-down prototype is developed, and the experimental results demonstrate the performance and verify the correctness of the proposed converter.

Index Terms—Solid-state transformer (SST), modular multilevel converter (MMC), uneven voltage ratio, medium voltage direct current (MVDC), single-stage power conversion.

I. INTRODUCTION

A solid-state transformer (SST), also known as a power electronic transformer (PET), is a power electronic interface between a medium-voltage (MV) and a low-voltage (LV) system, which utilizes a large number of active power devices in combination with high-frequency transformers.

Manuscript received November 8, 2022; revised April 2, 2023 and June 4, 2023; accepted July 8, 2023. This work was supported in part by the National Natural Science Foundation of China under Grant 51877035 (Corresponding author: Chuang Liu).

Zhongchen Pei, Chuang Liu, Dongbo Guo, and Di Zhu are with Key Laboratory of Modern Power System Simulation and Control & Renewable Energy Technology, Northeast Electric Power University, Jilin 132012, China (e-mail: NEEPUpeizhongchen@163.com; victorliuchuang@163.com; neepugdb@163.com; NEEPUzhudi@163.com).

Dehao Kong, Yuanxiang Sun and Marcelo Lobo Heldwein are with the Chair of High-Power Converter Systems (HLU), Technical University of Munich, Germany. (e-mail: dehao.kong@tum.de; yuanxiang.sun@tum.de; marcelo.heldwein@tum.de).

Chao Liu is with the Technical University of Denmark, Kongens Lyngby, Denmark (e-mail: chaoli@dtu.dk).

Fig. 1. Typical SM topology of SST (a) two-stage AC-DC-AC-structure (b) single-stage direct matrix AC-AC structure. (HFTs) [1]-[3]. It enables full-range control of terminal voltage and current, and thus active and reactive power flows. Therefore, it has been considered for replacing line-frequency transformers (LFTs) in MV high-power applications such as traction on-board applications, where volume and weight savings can be achieved, or in smart grids because of their controllability [4], [5].

Numerous SST systems generally adopt modular multilevel configurations based on input-series and output-parallel (ISOP), which address the MV application issues by sharing the voltage and power in series connections [6]. Until today, a large variety of SST topologies have been proposed by both industry and academia. Most of the existing literature dealing with various SST-related topologies for MV high-power applications can be broadly categorized into either single-stage SST [7]-[9], or two-stage SST solutions [10]-[14] (the LVAC port is not discussed in this article). As shown in Fig. 1(a), the typical cascaded SM topology of single-stage SST adopts a direct matrix AC-AC converter on the MV side. It avoids the need for an individual capacitor on the DC-link, resulting in a reduced volume [7]. However, this topology needs a complex switching method to alleviate the voltage oscillations or current spikes during the commutation process caused by the use of bidirectional switches [15].

As shown in Fig. 1(b), the typical cascaded SM topology of two-stage SST topologies generally has two DC links that achieve power quality regulation and also facilitate the integration of renewable energy and energy storage systems for smart grid applications [13]. Due to its advanced control function features, the two-stage SST topology obtains the most popularity in research compared to other SST topologies [10], [12]. The most common two-stage SST could be classified into...
two categories: the cascade H-bridge (CHB)-based SST and the modular multilevel converter (MMC)-based SST. The MMC-based SST can be seen as an evolution of the CHB [11], and the major advantage is the MVDC-Link as a flexible point that connects the utility grid and new DC sources or loads, like fast charging electric vehicle (EV) stations and distributed renewable energy. Consequently, it has emerged as an effective choice for establishing MVDC distribution systems. This paper mainly focuses on MMC-based SST (without considering CHB-based SST) as the main topology research object.

For MVDC applications, the use of MVDC systems at the 5 kV to 35 kV level (or even higher depending on the power rating) covers a wide range of applications, including the well-known 3 kV railway networks, 6 kV power systems on ships, DC collection grids, and even MVDC transmission [16]-[21]. In the conventional MMC-based SST, the limitation of the voltage ratio between MVDC and MVAC is an easily overlooked issue. The schematic of conventional MMC-based SSTs interfacing MVDC and MVAC is depicted in Fig. 2. In the design of conventional MMC [22]-[23], the voltage ratio indicates the proportion of DC bus voltage used to create AC voltage. If triple harmonics of the phase voltage are not considered, this voltage ratio is identified as follows:

$$R_{(pu)} = \frac{2|V_{ac(peak)}|}{V_{MVDC}}$$  \hspace{1cm} (1)

where $V_{MVDC}$ is the voltage amplitude of the MVDC bus, $V_{ac(peak)}$ is the peak value of the MVAC utility grid, and $R_{(pu)}$ is the voltage ratio.

Generally, the $R_{(pu)}$ in the conventional MMC is less than one. The lower $R_{(pu)}$ indicates insufficient utilization of the SMs used to generate the MVAC voltage. On the contrary, if $R_{(pu)}$ is close to one, it indicates that the SMs are being used more effectively [11]. Taking into account the voltage level of the utility grid and the safety margin, the value of $R_{(pu)}$ in the conventional MMC is 0.95. It indicates that the voltage amplitude of the MVDC bus must be at least twice that of the utility grid side, even if such a voltage level is not required. Therefore, a high-gain DC/DC transformer (DCT) and high-performance DC circuit breakers are required, which creates design and cost issues for MVDC systems. In [24], a step-down line-frequency transformer (LFT) is used for the MMC port so as to obtain the desired voltage amplitude on the MVDC side. However, it will inevitably increase the system's volume and weight. In [25], it is first analyzed that the advantages of MMC based on a full-bridge structure operating as a step-down rectifier with unequal $R_{(pu)}$, where $U_{MVDC} < U_{MVAC(pu)}$. It connects directly to the MV utility grid and achieves a higher $R_{(pu)}$, thereby reducing the cost of ultrafast charging stations. Therefore, breaking the $R_{(pu)}$ limitation of conventional MMC-based SST to realize the voltage level decoupling between MVAC and MVDC ports may increase the degree of design freedom for certain system optimization applications.

On the other hand, the individual capacitor at the MV side is required to buffer the voltage fluctuation caused by inherent double-line-frequency (DLF), which means that the bulky passive components account for a substantial portion of the size and limit the power density [26]. Recent research [27]-[32] have proposed single-stage SST topologies, which is an effective method for achieving compact design and increasing power density. In [27]-[29], single-stage DC-AC converters give tough competition to SSTs and have proven to have high efficiency and power density. However, these converters are incapable of constructing MVDC links. In [30], the half-bridge (HB) SMs with mixed frequency modulation are proposed to reduce the power conversion stage; however, more effective control strategies are required if the SM ripple is large. In order to avoid the complex voltage balance control of SM, [31] and [32] proposed the ISM-based single-stage SST topology. The ISM’s voltage can be effectively maintained at a stable value by the clamping effect of HB. However, these ISM-based SST topologies still have the voltage ratio limitation and cannot be applied to some scenarios where voltage amplitudes do not match. The original contribution of this paper is to achieve a higher voltage ratio while retaining the advantages of SSTs described in [31] and [32]. Therefore, this paper proposes a novel triple-port single-stage SST with uneven $R_{(pu)}$, and the advantages are as follows:

1) The proposed SST can function as a step-down rectifier with uneven $R_{(pu)}$ to realize the decoupling design of MV AC/DC port voltage amplitude.
2) The individual capacitors of the SMs in the conventional MMC-based SST are totally eliminated.
3) The voltage balance of ISMs is realized naturally without any additional complex control strategy.

This paper is organized as follows: Section II describes the system configuration and operation principles of the proposed HI-MMC-based SST. The detailed analysis of power flow characteristics and steady-state operating boundaries is given in Section III. In Section IV, the detailed design methods of the control system, reliability analysis, and pre-charge circuit are illustrated. The full power simulation results are given in the Section V. Finally, a 20 kW/300 V scaled-down experimental prototype and a comparison with respect to SST topologies are given in Section VI. The conclusion is given in Section VII.
II. SYSTEM STRUCTURE AND OPERATION PRINCIPLE

As described in Fig. 3, all of the I-SMs are connected in parallel at the common LVDC side and in series at the MV side, respectively. To ensure HI-MMC have the ability to route energy, the proposed I-SMs should have corresponding functions such as bidirectional free power flow and electrical isolation. Therefore, the design methods of ICC and IBC are introduced in this section, which include topology structure, modulation strategy, and equivalent average model.

A. Isolated Chopper Converter (ICC)

Compared with the resonant push–pull converter (RPpC) in [31], the proposed HFL-SM in [32] totally eliminated the individual capacitors on the MV side. Therefore, HFL-SM is also adopted in the cascaded arm of the HI-MMC and is essentially a chopper converter working in buck or boost mode. Since the HFL-SM has the same output port characteristics as the HB, it is known as isolated chopper converter (ICC). Fig. 4(a) depicts ICC’s topology, which includes the primary full-bridge (Q1-Q2), the secondary full-bridge (S1-S2) and the high-frequency transformer (HFT) with the primary equivalent leakage inductor Lr. According to the direction of the current i\textsubscript{n}, ICC can be divided into buck mode (i\textsubscript{n}>0) and boost mode (i\textsubscript{n}<0). No matter ICC works in which mode, a unified modulation strategy can be used, as shown in Fig. 4(b). It is worth noting that the S\textsubscript{1}-S\textsubscript{2} switches are always switched when the voltage v\textsubscript{a} is zero, which avoids voltage spikes and oscillations in the commutation process. The specific working process of ICC will not be described in detail here [23]. The modulation signals of ICC in the upper arm and the lower arm can be expressed as follows:

\[
\begin{align*}
    d_{up} &= 0.5 + d_u = 0.5 + 0.5 \times (D + d_{a-c}) \\
    d_{un} &= 0.5 - d_u = 0.5 - 0.5 \times (D + d_{a-c}) \\
    d_{vp} &= 0.5 + d_l = 0.5 + 0.5 \times (D - d_{a-c}) \\
    d_{vn} &= 0.5 - d_l = 0.5 - 0.5 \times (D - d_{a-c})
\end{align*}
\]

where \(d_{a(c)}\) represents the leading-leg (lagging-leg) modulation signal for ICC in the upper arm, and \(d_{b(c)}\) represents the leading-leg (lagging-leg) modulation signal for ICC in the lower arm.

In addition, \(d_u\) and \(d_l\) should satisfy the as follows:

\[
\begin{align*}
    d_u &= D + d_{a-c} = 0.5 + d_{an} \sin(\alpha t + \theta) \\
    d_l &= D - d_{a-c} = 0.5 - d_{an} \sin(\alpha t + \theta) \quad (0 \leq d_{an} \leq 1)
\end{align*}
\]

For modeling simplicity, the following assumptions can be used: Switches are ideal, and there are no parasitic effects in switches; inductors and LC filters have low ERS (equivalent series resistance), which can be neglected; the load is constant value, and an additional current source has been used to model the load change. If the dc modulation ratio \(D\) is generally set at 0.5, the amplitude of ac modulation ratio \(d_{a-c}\) should satisfy 0 \(\leq d_{an} \leq 0.5\) to ensure a positive output voltage of the ICC. According to the above equations, the output voltage of the ICC has dc and ac components at the same time. The secondary side can be regarded as a voltage source, whereas the primary side can be regarded as a current source. The average equivalent circuit models of ICC in the upper arm and lower arm are shown in Fig. 5.

B. Isolated Bridge Converter (IBC)

The single-stage AC-DC topologies proposed in [27]-[29] are not suitable for building hybrid cascaded arms with ICC in HI-MMC. Therefore, this paper draws on the modulation ideas of single-stage AC/DC converters to construct an IBC topology as shown in Fig. 6(a). A high-frequency isolated single-stage DC/AC converter known as an isolated bridge converter (IBC)
Fig. 6. (a) topology structure of IBC. (b) modulation strategy of I-BC in the upper arm.

Fig. 7. Average equivalent model of IBC.

is designed to obtain an uneven $R_{(pu)}$ and reduce the dc component of the output voltage on the cascaded arm. Similar to ICC, it consists of the primary full-bridge ($Q_1-Q_3$), the secondary full-bridge ($S_1-S_3$), and an HFT with the primary equivalent leakage inductor $L_c$. The turn ratio of the HFT is $k$, and two interleaved inductors ($L_1, L_2$) are connected to the secondary full bridge middle point ($N_1, N_2$). An unfold circuit ($S_{o1}, S_{o2}$) is adopted at last. Here, $v_1$ and $v_2$, $i_1$ and $i_2$ represent the voltage and current on the primary and secondary sides of the HFT, while $v_{ac}$ and $i_{ac}$ represent the voltage and current at the output. The DC side voltage is $v_{dcL}$.

The modulation strategy used in the proposed converter is shown in Fig. 6(b). $Q_1-Q_3$ and $S_1-S_3$ are driving signals of the corresponding insulated gate bipolar transistors (IGBTs); $d_a$ and $d_n$ are modulation waves of the leading and lagging bridge arms in the primary full bridge, respectively; $v_{ref}$ represents the carrier signal. The switching cycle $T_s$ is twice the carrier cycle $T_c$. As depicted, $S_{o1}$ and $S_{o2}$ are low-frequency (50 Hz) switches, which bring a low switching loss.

$$
\begin{align*}
    d_a &= 0.5 + 0.5 \times [d_{a-B}] \\
    d_n &= 0.5 - 0.5 \times [d_{a-B}] \\
    d_{a-B} &= d_{an} \sin(100\pi t)
\end{align*}
$$

The output voltage $v_{ac}$ can be derived as follows:

According to Eq. (5), the output voltage of the IBC consists of only AC components. The secondary side can be regarded as a voltage source, and the primary side can be regarded as a current source. The average equivalent model diagram of the IBC in upper arm and lower arm is shown in Fig. 7.

C. Operation Principle of HI-MMC

The conventional MMC-based SST can function properly without violating the voltage limit, as the $R_{(pu)}$ value is less than one in the absence of additional devices. To achieve higher voltage ratios, the voltage amplitude of a cascaded arm requires more AC components. Based on the aforementioned designs of ICC and IBC, the relationship between a cascaded arm requires a low-frequency (50 Hz) switches, which bring a low switching loss.

$$
\begin{align*}
    V_{ICC_a} &= \frac{V_{dL_a}}{k} \times (D + d_{a-C}) \\
    V_{ICC_b} &= \frac{V_{dL_b}}{k} \times (D - d_{a-C}) \\
    V_{IBC_a} &= \frac{V_{dL_a}}{2k} \times d_{a-B} \\
    V_{IBC_b} &= \frac{V_{dL_b}}{2k} \times d_{a-B}
\end{align*}
$$

The proposed topology can achieve different $R_{(pu)}$ by adding different numbers of ISM in each cascaded leg. The following will demonstrate the operation principle of HI-MMC with different $R_{(pu)}$. The circuit model diagram of HI-MMC and the reference direction are noted in Fig. 8. According to the loop-voltage equations, if there are $x$ ICCs and $y$ IBCs in each cascaded leg, the output voltage of the MVDC and MVAC ports can be calculated as follows:

$$
\begin{align*}
    V_{MVDC} &= \sum_{i=1}^{x} (v_{ai} + v_{bi}) = x \frac{V_{dL_a}}{k} \times D \\
    V_{MVAC} &= \sum_{i=1}^{y} \frac{1}{2} v_{imvdc} = \frac{\chi_{ad-C} + yd_{a-B}}{2k}
\end{align*}
$$
Fig. 9. Cascaded arm by adding different number of IBC.

It can be seen from Eq. (7) that increasing the number of IBC can reduce the voltage amplitude at the MVDC port while maintaining the voltage level at the MVAC port when the total number of ISM is fixed, as shown in Fig. 9.

In order to clearly see the growth trend of $R(p_o)$ with different numbers of ISM in the cascaded arm, the $y/x$ is defined as $p_I$. Using the assumption that the modulation ratio amplitudes of $D$ and $d_{am}$ are set to 0.5, Fig. 10 depicts the relationships between $R(p_o)$ and $p_I$. If the cascaded arm contains only ICCs, $R(p_o)$ is close to one, and the output characteristics of triple-port Hi-MMC are similar to the I-MCC based SST proposed in [23]. As the number of IBCs increases, the $R(p_o)$ value will exhibit different trends, thereby expanding the $R(p_o)$ range. Therefore, Hi-MMC is equipped with a function for decoupling MVDC and MVAC voltage levels, which satisfies the grid-connected requirements of the MVAC grid and the optimal selection of MVDC voltage levels.

![Fig. 10. R(p_o) trend chart by adding different number of IBC](image)

III. ANALYSIS OF HI-MMC POWER FLOW

The proposed topology has three output ports, so it has different operation modes, such as power exchange from the MVAC port to the MVDC port, power exchange from the MVAC port to the LVDC port, and power exchange between the MVAC port to the MVDC and LVDC ports. The following will give a characteristic analysis of average power flow (APF). The terminals of ISMs at the MV side are represented by the controlled voltage sources $V_{ICCu(i)} (i=1, \ldots, x)$ or $V_{IBCu(i)} (j=1, \ldots, y)$, while having the hybrid ac and dc modulation ratios found in Eq. (3). The arm currents $i_{acu}$ and $i_{acl}$ have relations with the MVDC $I_{MVDC}$ and MVAC currents $i_{ac}$ as follows:

$$i_{acu} = I_{MVDC} + \frac{i_{ac}}{2}$$

$$i_{acl} = -I_{MVDC} + \frac{i_{ac}}{2}$$

(8)

According to Eqs. (7) and (8), the instantaneous output power of the proposed two-type ISMs in the upper arm and the lower arm can be calculated as follows:

$$P_{ICCu(i)} = \left( I_{MVDC} + \frac{i_{ac}}{2} \right) V_{ICCu(i)}$$

$$P_{ICCu(i)} = \left( -I_{MVDC} + \frac{i_{ac}}{2} \right) V_{ICCu(i)}$$

$$P_{IBCu(i)} = \left( -I_{MVDC} + \frac{i_{ac}}{2} \right) V_{IBCu(i)}$$

(9)

From Eqs. (10) and (11), it can be seen that the APF of ICC consists of two parts: $P_{MVAC_{Cu(i)}}$ and $P_{MVAC_{Cu(j)}} (i=1, \ldots, x)$ and the APF of IBC only consists $P_{MVAC_{Cu(j)}} (j=1, \ldots, y)$. They can be averaged over a line-frequency period.

$$P_{ICC(i)} = \frac{1}{T_1} \int P_{ICC(i)} dt = \frac{V_{dc}^2}{2kT} \int (i_d d_{a-c} - d_{a-b}) dt$$

$$P_{IBC(i)} = \frac{1}{T_1} \int P_{IBC(i)} dt = \frac{V_{dc}^2}{kT} \int i_d d_{a-b} dt$$

(10)

(11)

where $T$ is the line-frequency period.

The equivalent model on the common LVDC side of HI-MMC is depicted in Fig. 11, and the instantaneous current $i_{dcl}$ is equal to the sum of all controlled current sources on the common LVDC side. According to the superposition theorem, the controlled current sources $i_{dA}$ and $i_{dC}$ can be represented as follows:

$$i_{dcl} = \sum_{i=1}^{x} i_{ICC(i)} + \sum_{j=1}^{y} i_{IBC(i)}$$

$$i_{dcl} = \sum_{i=1}^{x} i_{ICC(i)} + \sum_{j=1}^{y} i_{IBC(i)}$$

(12)

It has two equivalent parts: DC active power $P_{MVDC}$ from the MVDC port and AC active power $P_{MVAC}$ from the MVAC port. Thus, based on the above analysis of $P_{MVAC}$, $P_{MVDC}$, and $P_{LVDC}$, a detailed analysis of different operation modes can be easily derived. Especially in three-phase HI-MMC systems, the DLP of each phase can be collected into the common LVDC bus via the HFT of the SMs, thereby eliminating the need for this capacitor and resulting in a more compact topology.

According to the relationship between the output voltage and the modulation ratio, the following power transmission constraints can be obtained. Due to the unipolarity of the ICC port voltage, the amplitude of the modulation ratio is the primary factor limiting the transmission power of HI-MMC. First, the input voltage on the common LVDC side is set to 1 kV, and the DC modulation ratio $D$ is set at 0.5 to improve the DC utilization ratio. The IBC can adopt the AC modulation ratio with the same amplitude as the ICC within the scaling range $|d_{a-c}|=0.5|d_{a-b}|$. In addition, assume that the output voltage and current at MVAC side are described as follows:

$$v_{ac} = V_{ac} \sin(\omega t + \theta_m)$$

$$i_{ac} = I_{ac} \sin(\omega t + \theta_m - \phi)$$

(13)
where \( V_{av}(m=u,v,w) \) is peak output voltage, \( I_m \) is peak output current, \( \omega \) is output power frequency, \( \phi \) is output power factor angle, and \( \theta_m=0, \theta=2\pi/3, \theta=2\pi/3 \). The amplitude of the modulation ratio \( d_{am} \) can be derived as follows:

\[
d_{am} = \frac{\sqrt{a^2 + b^2 \sin(\alpha \theta_m + \varphi_a)}}{x+y} \frac{V_{av}}{k}
\]  

(14)

where \( a = -L_i \cos(L_i + L_v/2) \) \( b = -L_i \cos(L_i + L_v/2) \cos \phi \), \( \varphi_a = \arctan(b/a) \).

The grid current \( i_{dc} \) can be divided into the active component \( i_{dc} \) and the reactive component \( i_{s} \) based on the \( V_{av} \). If the total active power of LVDC port \( P_a \) is 1 MW, \( V_{MVAC} = 10 \) kV, and \( k = 1 \), then the operation boundary diagram of HI-MMC is shown in Fig. 12. When the output power of the converter exceeds the boundary conditions, the proposed SST will become unstable and the power flow between ports is given by the following expression:

\[
P_{del} = P_{MVAC} + P_{MVDC} = \frac{3}{2} V_{av} i_{dc} + V_{MVDC} I_{MVDC}
\]

(15)

Fig. 11. Average equivalent model of LVDC side.

Fig. 12. Operation boundary diagram of HI-MMC.

IV. THE CONTROL STRATEGY AND OPTIMAL DESIGN

In this paper, the simulation of a 1 MW/10 kV HI-MMC-based SST is established by Matlab/Simulink software, and the detailed simulation parameters are listed in Table I. The system control strategy and optimal design of HI-MMC are given. The overall control block diagram of HI-MMC is shown in Fig. 13.

A. Control Strategy Design

If the number of ISMs in each arm and the turn ratio of HFT \( k \) are determined, the modulation ratios \( d \) and \( D \) can control the output voltages of the MVDC and MVAC ports, respectively. According to Kirchhoff’s voltage law, a mathematical model of the MVAC port can be derived as follows:

\[
\begin{align*}
    u_A &= -(R_0 + \frac{R_M}{2}) I_A - \left( L_0 + L_M \right) \frac{dI_A}{dt} + \frac{u_{MDC}}{2} - u_{NO} \\
    u_B &= -(R_0 + \frac{R_M}{2}) I_B - \left( L_0 + L_M \right) \frac{dI_B}{dt} + \frac{u_{MDC}}{2} - u_{NO} \\
    u_C &= -(R_0 + \frac{R_M}{2}) I_C - \left( L_0 + L_M \right) \frac{dI_C}{dt} + \frac{u_{MDC}}{2} - u_{NO}
\end{align*}
\]

(16)

After the simplification and transformation, the relationship expressions between the three-phase voltage and current of the MVAC port and the ac modulation ratio \( d \) can be obtained as follows:

\[
\begin{align*}
    i_{d} &= \frac{(x+y) \times k \times U_{dcL} \times d}{2(sL + R)} - \frac{e}{sL + R} \frac{\omega L_d}{sL + R} \\
    i_{q} &= \frac{(x+y) \times k \times U_{dcL} \times d_q}{2(sL + R)} - \frac{e}{sL + R} \frac{\omega L_d}{sL + R}
\end{align*}
\]

(17)

where subscripts \( d \) and \( q \) represent the corresponding variables on the \( d \) and \( q \) axes, respectively; \( L = L_0 + (L_M/2) \), where \( L_0 \) is the filter inductor and \( L_M \) is the arm inductor; \( R = R_0 + (R_M/2) \).

Since the three-phase bridge arms on the MVDC side are connected in parallel, the voltage loop equation on the MVDC side can be obtained for any phase. After the three-phase arm current is collected, the current equation on the MVDC side can be derived and the mathematical expressions are presented as follows:

\[
s \cdot 2L_m \cdot \frac{i_{MDC}}{3} = \frac{nK}{R_{MDC}}
\]

(18)

where \( R_{MDC} \) is the equivalent resistance of transmission power on the MVDC port.

The controller can be designed easily in accordance Eqs. (16)-(19), and the MVAC/DC ports can accomplish power decoupling. On the other hand, ISM does not require individual capacitors to buffer the double-frequency power fluctuation, so there is no need for a complex voltage balanced control strategy. The adoption of a three-phase parallel structure in HI-MMC results in the presence of a circulating current between each phase. Notably, it differs from the circulating current caused by the charging or discharging of individual capacitors in traditional MMC-based SST. The efficiency of HI-MMC may be compromised by minor manufacturing defects in the HFT turn ratio. First, the expression of circulating current \( i_{cir} \) is defined as follows:

\[
i_{cir} = \frac{i_A + i_B + i_C}{3}
\]

(20)
By controlling the unbalanced voltage $v_{eij}$, the circulating currents $i_{eij}$ can be regulated to their expected values. Therefore, the arm voltage references are given as follows:

$$
\begin{align*}
  v_{je, ref} &= \frac{1}{2} [V_{MVDC} + (v_{j} - v_{\beta})] - v_{eij} \\
  v_{\beta, ref} &= \frac{1}{2} [V_{MVDC} - (v_{j} - v_{\beta})] - v_{eij}
\end{align*}
$$

(21)

By substituting the arm output voltage in Eq. (21), the modulation ratio of the circulating current can be obtained.

$$
\begin{align*}
  d_{je, ref} &= \frac{D}{2} + \frac{d_{je}}{2} - d_{eij} \\
  d_{\beta, ref} &= \frac{D}{2} - \frac{d_{je}}{2} - d_{eij}
\end{align*}
$$

(22)

The target reference values $i_{eij, ref}$ and $i_{circ, ref}$ can be obtained by transforming the three-phase circulating current into $d-q$ frame. The target reference values $i_{eij, ref}$ and $i_{circ, ref}$ can be set at zero to eliminate the circulating current in the HI-MMC.

### B. Carrier Phase-Shift PWM and Current Ripple Analysis

The modular topology of HI-MMC allows the carrier phase shift (CPS) modulation strategy to be utilized. A higher equivalent switching frequency can reduce the volume of the passive components. Therefore, the proposed topology adopts CPS-PWM to improve the output voltage and current waveform quality. The current ripple analysis with CPS-PWM is analyzed below. Take ICC as an example the modulation signals can be equivalent to two-sine PWM modulation with the same triangle carrier frequency. The gate signals are phase-shifted by $180^\circ/n$, and the equivalent switching frequency $f_s$ can theoretically double the switching frequency $f_c$. Fig. 14 shows the equivalent gate signals and current ripple waveforms of two cascaded ICCs. When considering $x$ ICCs and $y$ IBCs in the cascaded arm with CPS-PWM and the total number of ISM is $n$, the current ripple $\Delta_{ir}$ can be expressed as follows:

$$
\Delta_{ir} = \left\{ \begin{array}{ll}
\frac{v_{dcL} - n v_{dcL} d_m}{L} d_{ms}, & 0 \leq d_m \leq \frac{1}{2n} \\
\frac{n v_{dcL} - v_{dcL} d_m}{L} d_{ms} - \frac{n-1}{2n} i_s, & \frac{n-1}{2n} \leq d_m \leq \frac{n}{2n} \\
\frac{v_{dcL} - n v_{dcL} d_m}{L} d_{ms}, & \frac{n-1}{2n} \leq d_m \leq \frac{n}{2n}
\end{array} \right.
$$

(23)

Therefore, assuming the value voltage of LVDC has been confirmed, the maximum value of current ripple can be calculated using Eq. (23), and the arm inductor and filter parameters can be designed and optimized.

### C. Pre-charging Circuits Design

In contrast to the pre-charging circuits used in conventional MMC-based SST, which include an uncontrolled pre-charging period and controlled pre-charging [33], the proposed SST’s ISM on the MV side does not require individual capacitor support, and the capacitors are primarily present on the LVDC side. As depicted in Fig. 15, a simple pre-charging circuit is designed for the HI-MMC converter. It charges the capacitors $C_0$ on the common LVDC without generating a large surge current when the proposed converter begins in a zero-state condition.

The pre-charging circuits include a DC source, a pre-charge resistor $R$, and some circuit breakers. The pre-charge process is divided into two modes: insert mode ($K_1$ open and $K_2$ and $K_3$ close, RC series charging) and bypass mode ($K_2$ open, $K_1$, and $K_3$ close, $C_0$ directly charging). Typically, the pre-charging process must be completed in 1.5 s. Therefore, the required pre-charge resistor $R$ can be calculated as follows:

$$
T_c = R C_0 \ln \left( \frac{U_{0} - U_{1}}{U_{0} - U_{1}} \right)
$$

(24)

The operation flow chart of the pre-charging circuits is shown in Fig. 16(a). The entire process can be divided into two modes: insert mode and bypass mode. The designed pre-charging circuit is connected to the HI-MMMC LVDC side port.
First, close the circuit breaker $K_1$ and $K_2$ and open the $K_3$ as shown in Fig. 16(b). At this time, the DC source, pre-charging resistance, and LVDC capacitor form a charging circuit. After the capacitor voltage has stabilized, close the circuit breaker $K_1$ and $K_3$ and open the $K_2$ as shown in Fig. 16(c). At this time, the DC source is directly connected to the LVDC capacitor. The last step is closing circuit breakers $S_1$, $S_2$, and $S_3$.

D. Reliability analysis

Reliable operation is important to the SST system, which improves its operating lifetime and avoids costly interruptions and maintenance [25]. A large number of active power devices results in a lower reliability for the SST system. However, the redundancy design of SMs in the overall system can improve system reliability [34]. Such reliability analyses of MMC systems under different SM topologies have been carried out [35]. Due to the fact that the proposed SST has different types and numbers of ISMs, it will present distinct reliability results.

Each type of ISM includes active (IGBTs) and passive (diodes) power devices, capacitors, inductors, and HFTs. This article mainly focuses on the influence of active power devices on system reliability. Since each power device suffers the same voltage and current stress, we can assume all power devices have the same operation period and constant failure rate $\lambda$ in the life curve [36]. The reliability can be expressed as a function of operation time $t$, meaning that the expected number of failures per one billion ($10^9$) hours of operation during their lifetime $\lambda = 1/10^{-9}$. As the number of active power devices in IBC is greater than ICC, $\lambda_{IBC} = 1.25 \lambda_{ICC}$. The reliability of a single ISM in each case is as follows:

$$ R_{ICC/IBC}(t) = e^{-\lambda_{ICC/IBC}t} \quad (25) $$

The mean time between failures (MTBF) is defined as the expectation of operation time between failures. If the failure rate of ISM is constant, the component level MTBF can be derived from the failure rate:

$$ MTBF_{ICC/IBC} = \frac{1}{\lambda_{ICC/IBC}} \quad (26) $$

According to the calculation method, the reliability analysis of cascaded ISMs can be easily obtained. If the number of ICC in each arm is $x$ and the number of IBC is $y$, it can be obtained without redundancy:

$$ R_{ICC}(t) = \sum_{i=0}^{x} C(x, i) \left(1 - e^{-\lambda_{ICC}t}\right)^i \quad (27) $$

$$ R_{IBC}(t) = \sum_{i=0}^{y} C(y, i) \left(1 - e^{-\lambda_{IBC}t}\right)^i \quad (27) $$

The correlation coefficient $\theta$ is correlation between ICC and IBC. Due to the three-phase symmetric structure of the HI-MMC-based SST system, the system reliability can be calculated using with Copula theory as follows:

$$ R_{sys}(t) = \left[ C \left( R_{ICC}, R_{IBC} \right) \right] $$

$$ = \exp \left[ -((\ln R_{ICC})^{1/\theta} + (-\ln R_{IBC}))^{1/\theta} \right] \quad (28) $$

Since the proposed SST is a modular system, higher reliability can be realized through redundancy design. The system reliability under the conditions of no redundancy, $A_{ISM}=2$ and $A_{ISM}=4$ redundancy is analyzed here, where at least two additional ISMs are inserted into each arm and $n$ ISMs must be in operation. The reliability curve of the HI-MMC system can be calculated as follows:

$$ R_{sys-A}(t) = \left\{ \sum_{k=A}^{N} C(k, n) \left(1 - R_{arm}\right)^{N-A+k} \right\}^6 \quad (29) $$

Fig. 17 depicts the system reliability curves of HI-MMC for each redundancy scheme. The gray area marked represents the expectation of continuous system operation without failure. The red line and blue line represent the system reliability with $n+2$ and $n+4$, respectively. As the years of use increase, the system’s reliability is rapidly reduced. From this point of view, a reasonable redundancy configuration for the HI-MMC system is very important.

V. Simulation Verification

In this paper, the simulation of a 1 MW/10 kV HI-MMC-based SST is established by MATLAB/Simulink software. This section verifies the effectiveness of the proposed SST topology and control strategy. The simulation system parameters are listed in Table I, and the simulation results of the three-phase HI-MMC system are analyzed in this section.

<p>| TABLE I: Parameters of the simulation system. |</p>
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$x$</td>
<td>Number of ICCs in each arm</td>
<td>3</td>
</tr>
<tr>
<td>$y$</td>
<td>Number of IBCs in each arm</td>
<td>1</td>
</tr>
<tr>
<td>$V_{dL}$</td>
<td>LVDC voltage</td>
<td>800 V</td>
</tr>
<tr>
<td>$V_{dM}$</td>
<td>MVDC voltage</td>
<td>10 kV</td>
</tr>
<tr>
<td>$V_{eM}$</td>
<td>RMS of MVAC voltage</td>
<td>10 kV</td>
</tr>
<tr>
<td>$f_c$</td>
<td>Sawtooth carrier frequency</td>
<td>10 kHz</td>
</tr>
<tr>
<td>$k$</td>
<td>HFT turn ratio</td>
<td>800:4000</td>
</tr>
<tr>
<td>$C_{cap}$</td>
<td>Capacitor</td>
<td>5 mF</td>
</tr>
<tr>
<td>$R_{voc}$</td>
<td>Voltage ratio</td>
<td>1.63</td>
</tr>
<tr>
<td>$L_{arm}$</td>
<td>Arm inductor</td>
<td>4 mH</td>
</tr>
<tr>
<td>$P_C$</td>
<td>Rated Power</td>
<td>1 MW</td>
</tr>
</tbody>
</table>
components. The equivalent switching frequency of the ISMs is about 15 kHz. The effectiveness of the modulation strategy and operating principle has been verified.

At t=0.35s, the control strategy of circulating current restraint is initiated. As shown in Fig. 18(e), the peak value of the arm current is significantly reduced, which effectively reduces the SST system power losses. In Fig. 18(f), the amplitude of the circulating current with 100 Hz is controlled from 5 A to nearly 0 A. The simulation waveforms verify the effectiveness of the proposed SST topology and modulation strategy. It is observed that the circulating current in the proposed SST differs from that of the SST based on MMC due to the charging or discharging of SMs. Therefore, under normal operating conditions, the amplitude of the circulating current in the three-phase HI-MMC system is very small.

VI. EXPERIMENTAL VERIFICATION

In order to verify the correctness of the operating principle and the theoretical analysis, a scaled-down three-phase HI-MMC prototype has been established. Fig. 19 shows the three-phase HI-MMC experiment hardware setup. The main controller is combined with the TMS320F28335 DSP from Texas Instruments and the EP4CE115F2317 FPGA from Altera. The FPGA receives the modulation signals from the DSP and then generates the (PWM). The main parameters of three-phase HI-MMC have been summarized in Table II.

![Diagram](https://example.com/diagram.png)

**Fig. 18.** Dynamic simulation results of three-phase HI-MMC. (a) Grid side three-phase current (b) Grid side three-phase voltage (c) ICC output voltage (d) IBC output voltage (e) arm current (f) circulating current.

The dynamic simulation results of a three-phase HI-MMC-based SST with \( K_{\text{pu}} = 1.63 \) are shown in Fig. 18. In order to reduce the simulation calculation time, HFT with turn ratio of 800:4000 is utilized to reduce the number of cascaded ISMs. Due to the fact that the ISM number per arm is \( n = 4 \), the CPS modulation strategy is applicable, which employs a lower switching frequency to achieve a higher equivalent switching frequency of the output voltage waveform.

Till \( t = 0.32 \) s, the HI-MMC-based SST operated under steady conditions and transferred power from the LV to the MV side. The peak voltage values of MVDC port and MVAC port are 10 kV and 8164 V, respectively. After FFT analysis, the amplitude and frequency are determined to be 36 A and 50 Hz, respectively. According to Eq. (17), the unit power factor can be regulated so that the grid current is in phase with the grid voltage by controlling \( V_{g}, \text{ref} \).

Figs. 18(a) and 18(b) show the transient processes of voltage and current on the MVAC side. At \( t = 0.32 \) s, the load on the MVAC side suddenly increase by 100 kW. After a 5 ms transient process, the three-phase voltage waveforms of the MVAC port recover to their rated values. It can be seen that the peak value of the three-phase current from 36.2 A to 44.9 A.

Figs. 18(c) and 18(d) illustrate the output voltage waveforms of cascaded ICCs and IBCs on the A-phase upper arm, respectively. Due to the adoption of the CPS modulation strategy, the output voltage waveform of cascaded ICCs has three levels of 4 kV, 8.8 kV, and 12 kV. The output voltage waveform of IBC only contains an AC component. Notably, the output voltage of ICC is unipolar and contains both AC and DC components. The equivalent switching frequency of the ISMs is about 15 kHz. The effectiveness of the modulation strategy and operating principle has been verified.

At \( t = 0.35 \) s, the control strategy of circulating current restraint is initiated. As shown in Fig. 18(e), the peak value of the arm current is significantly reduced, which effectively reduces the SST system power losses. In Fig. 18(f), the amplitude of the circulating current with 100 Hz is controlled from 5 A to nearly 0 A. The simulation waveforms verify the effectiveness of the proposed SST topology and modulation strategy. It is observed that the circulating current in the proposed SST differs from that of the SST based on MMC due to the charging or discharging of SMs. Therefore, under normal operating conditions, the amplitude of the circulating current in the three-phase HI-MMC system is very small.

VI. EXPERIMENTAL VERIFICATION

In order to verify the correctness of the operating principle and the theoretical analysis, a scaled-down three-phase HI-MMC prototype has been established. Fig. 19 shows the three-phase HI-MMC experiment hardware setup. The main controller is combined with the TMS320F28335 DSP from Texas Instruments and the EP4CE115F2317 FPGA from Altera. The FPGA receives the modulation signals from the DSP and then generates the (PWM). The main parameters of three-phase HI-MMC have been summarized in Table II.

![Diagram](https://example.com/diagram.png)

**Fig. 19.** Picture of the HI-MMC experimental hardware setup.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{\text{LV}} )</td>
<td>LVDC voltage</td>
<td>100 V</td>
</tr>
<tr>
<td>( C_{\text{LV}} )</td>
<td>LVDC capacitor</td>
<td>2 mF</td>
</tr>
<tr>
<td>( L_{\text{HFT}} )</td>
<td>HFT leakage inductor</td>
<td>3 uF</td>
</tr>
<tr>
<td>( f_{s} )</td>
<td>Switching frequency</td>
<td>10 kHz</td>
</tr>
<tr>
<td>( D )</td>
<td>DC Modulation</td>
<td>0.45</td>
</tr>
<tr>
<td>( d_{s} )</td>
<td>AC Modulation</td>
<td>0.45</td>
</tr>
<tr>
<td>( L_{o}, C_{o} )</td>
<td>Output filter</td>
<td>0.5 mF, 2 uF</td>
</tr>
<tr>
<td>( C_{\text{MVDC}} )</td>
<td>MVDC capacitor</td>
<td>75 uF</td>
</tr>
<tr>
<td>( P_{\text{r}} )</td>
<td>Rated Power</td>
<td>20 kW</td>
</tr>
</tbody>
</table>

A. Experimental Results

The details of the active switching transitions of \( Q_{1} \) and \( Q_{2} \) are shown in Fig. 20, which depicts the transmission power under conditions of a light load (20% load rate). \( V_{Q1}, V_{Q2}, \) and \( V_{S3} \) denote voltages on the active power devices \( Q_{1}, Q_{2}, \) and \( S_{i} \), respectively. \( S_{Q1}, S_{Q2}, \) and \( S_{S3} \) are driving signals belonging to \( Q_{1}, Q_{2}, \) and \( S_{i} \), respectively. During the dead time, the primary
The theoretical and experimental values agree, confirming the correctness of the voltage formulas. In this case, the value of $R_{pu}$ equals 1.63.

In each arm, there are three ICCs and two IBCs. The peak voltage values of MVDC and MVAC under these conditions can be calculated using the voltage equation presented in the previous section. The source of input voltage for the LVDC is 100 V, $D = 0.45$, $d_{arm} = 0.45$, $x = 3$, $y = 2$, and $k = 17.18$, so the theoretical peak voltage values of the MVDC and MVAC are 285 V and 238 V, respectively. The experimental values of MVDC and MVAC are 283 V and 232 V, respectively, as shown in Fig. 20(a). The theoretical and experimental values agree, confirming the correctness of the voltage formulas. In this case, the value of $R_{pu}$ equals 1.63.

Fig. 20. Waveform diagram of ZVS implementation process.

In each arm, there are three ICCs and two IBCs. The peak voltage values of MVDC and MVAC under these conditions can be calculated using the voltage equation presented in the previous section. The source of input voltage for the LVDC is 100 V, $D = 0.45$, $d_{arm} = 0.45$, $x = 3$, $y = 2$, and $k = 17.18$, so the theoretical peak voltage values of the MVDC and MVAC are 285 V and 238 V, respectively. The experimental values of MVDC and MVAC are 283 V and 232 V, respectively, as shown in Fig. 20(a). The theoretical and experimental values agree, confirming the correctness of the voltage formulas. In this case, the value of $R_{pu}$ equals 1.63.

Fig. 21 shows the waveforms of $V_{ICCu}$ (output voltage of the IBC in the upper arm), $V_{ICC(1-3)u}$ (total voltage of three ICCs in the upper arm), $V_{armu}$ (upper arm voltage), $I_{armu}$ (the current in the upper arm). The equivalent frequency of the output voltage can be increased several times by CPS. This allows the switches to operate at a lower switching frequency while producing output voltage waveforms with fewer harmonics.

Fig. 22(a) demonstrates the transient process waveforms after adding MVDC load 320 Ω while maintaining MVAC load 160 Ω and inductor load $X=j48.4$. According to the experimental waveforms, the three-phase voltage and current have high quality during this process. Active and reactive powers are freely transferred between LVDC, MVDC, and MVAC ports. Fig. 22(b) shows the transient current waveform of the three-phase arm in this dynamic process.

As shown in Fig. 23(a), the reference value of circulating currents changes $i_{cir, ref}$ from nearly 0 A to a sinusoidal three-phase waveform with an amplitude of 1 A and a frequency of 100 Hz at $t_1$. In Fig. 23(b), the entire dynamic process of the
the upper arms $i_{au}$, $i_{bu}$, and $i_{cu}$ when the MVAC load or MVDC load is changed. In a transient process, the load step on one MV side has almost no effect on the other port, meaning that the power between the MVDC and MVAC ports is decoupled.

During the pre-charging process, the dynamic waveforms of the capacitor voltage and current on the common LVDC side are shown in Fig. 25. The entire pre-charging process can be divided into insert mode and bypass mode. After 1.2 s, the capacitor voltage on the LVDC side rapidly rises from 0 V to 140 V and reaches the expected value. During the whole pre-charging process, the surge current of the common capacitor does not exceed 40 A, which verifies the effectiveness of the proposed pre-charging circuit. At the same time, it can be seen that the proposed SST has a simpler pre-charging method than the conventional MMC-based SST.

As shown in Fig. 26, the value of the grid current's THD is 1.09% within a reasonable range. The grid current of HI-MMC is dominated by the 50 Hz fundamental wave component, and there are still relatively odd harmonic components such as the 5th, 7th, and 9th harmonics. The experimental prototype adopts a filter device with 1 kHz cut-off frequency. Therefore, the higher harmonics are effectively filtered out. In conclusion, HI-MMC has good waveform quality, and the THD values under different load conditions are given in Fig. 27.
B. Efficiency Analysis

In this section, an IBC (with more switches) as an example to evaluate the system's efficiency. The power losses of each component under the rated power 20 kW are analyzed. The calculation processes of theoretical efficiency are elaborated, which includes four parts: active power devices, HFT, filter devices, and interleaved inductors.

First, the whole switching process of IGBT is non-linear. Research on IGBT switching loss is mainly based on building IGBT physical model or calculating loss through formula derivation [37]. In this paper, the loss calculation method given by Infineon's official website is carried out [38]. The loss of IGBT is mainly composed of switching loss $P_{sw}$ and conduction loss $P_{con}$.

The conduction loss of IGBTs can be expressed as:

$$P_{con} = \frac{N}{T_s} \int_0^{T_s} (u_{CE}i_C(t) + r_C \cdot i_C^2(t)) dt$$

(30)

where $u_{CE}$ is the IGBT on-state collector-emitter voltage; $r_C$ represents a collector emitter on-state resistance; $i_C$ is collector-emitter current, and $N$ is the number of IGBTs.

The collector-emitter voltage can be found in the datasheet of the model FF300R06KE3 IGBT [39]. The same method can be used for the anti-parallel diodes as follows:

$$P_{conD} = \frac{N}{T_s} \int_0^{T_s} (u_{D0}i_D(t) + r_D \cdot i_D^2(t)) dt$$

(31)

In addition, since the switching frequency of $S_{on}$ and $S_{off}$ is 50 Hz, the power losses of $S_{on}$ and $S_{off}$ are mainly conduction loss and the calculation method can also refer to Eq. (30) and Eq. (31). The switching loss of the IGBTs is caused by turn-on loss and turn-off loss and the total switching energy can be expressed:

$$E_s = E_{on} + E_{off}$$

(32)

where $E_s$ is the total switching energy, $E_{on}$ and $E_{off}$ represent turn-on energy and turn-off energy, respectively.

In the proposed converter, the active power devices can achieve ZVS, so their turn-off loss is approximately zero. According to the datasheet, the IGBT turn-off energy can be known as well. Therefore, the switching loss for IGBTs can be derived as follows:

$$P_{sw} = \frac{Nf_s}{\pi} (E_{on} + E_{off}) \times I_L \times \frac{U_{LYDC}}{U_N}$$

(33)

where $f_s$ is 10 kHz; $N$ is the number of IGBTs; $I_L$ is the effective value of current (A) when the IGBT is in the on-state; $I_N$ and $U_N$ are the rated current and voltage, respectively.

The turn-off energy in the anti-parallel diodes is normally neglected. The turn-on energy in anti-parallel diodes the consists mostly of the reverse-recovery energy $E_{onD}$ and it can be calculated as follows:

$$E_{onD} = \int_0^{T_s} u_{D0}(t)i_F(t)dt \approx \frac{1}{4}Q_{r}\cdot U_{D\kappa}$$

(34)

where $U_{D\kappa}$ and $Q_r$ are the maximum reverse recovery voltage and reverse recovery charge; $t_F$ is the forward recovery time.

The losses of the HFT and the inductors are usually composed of core loss $P_c$ and winding loss $P_{w}$. The core loss can be calculated by the Steinmetz equation (OSE) [40], using the following formulas:

$$P_c = F_{sec} \cdot C_m \times f^\alpha \times B^\beta \times 2 \times V_c$$

(35)

where $F_{sec}$, $C_m$, $\alpha$, and $\beta$ are Steinmetz constants under square-wave excitation. $V_c$ is the effective magnetic volume of the magnetic core (mm$^3$).

Different from the traditional Steinmetz equation [40], it is suitable for the condition of square-wave excitation by introducing a correction factor $F_{sec}$. Meanwhile, the winding losses of the HFT and the inductors can be expressed as follows:

$$P_{w-HFT} = I_{rms}^2 \cdot R_{Cu-HFT} + I_{sec}^2 \cdot R_{Cu-sec}$$

(36)

$$P_{w-inductor} = I_{rms}^2 \cdot R_{Cu-inductor}$$

(37)

where $R_{Cu-HFT}$, $R_{Cu-sec}$, and $R_{Cu-inductor}$ are the wire resistances of the HFT primary side, the HFT secondary side, and the interleaved inductors respectively.

The winding loss is modeled by considering a resistance in series with each winding, namely DC resistance ($R_{w}$). It can be derived as follows:

$$R_{w} = \rho \frac{l_{wire}}{A_{wire}} = \rho \frac{h}{\pi \times (d_L^2 - d_L^2/4)}$$

(38)

where $\rho$ is the resistivity of copper material and $\rho = 1.724 \times 10^{-6}$ $\Omega$ cm ($25^\circ$C); $l_{wire}$ is the total length of one winding wire.

The maximum effective value of the interleaved inductors can be calculated as follows:

$$I_{L-RMS} = \sqrt{\int_0^{T_s} [i_L^2(t) + i_{50}\cdot 0.577i_L^2(t)] dt} / T_s$$

(39)

In addition, high-frequency current produces alternating magnetic field, which will generate eddy currents in the windings. Eddy-current effect causes an increase of winding loss, whose name is high-frequency winding AC loss. $P_{AC}$ can be calculated with the help of winding AC resistance ($R_{AC}$). $R_{AC}$ can be predicted by Dowell curve ($\varphi = h/b/\pi$) [41]. Subsequently, $P_{AC}$ can be calculated by means of (13).

$$P_{AC} = 2 \times \Delta I_{L-RMS}^2 \times R_{AC}$$

(40)

According to [42], the loss of the output filter capacitor is primarily attributable to the ripple current flowing through the equivalent series resistance (ESR). For the proposed converter, the filter capacitor model is MKP-C4BT, and its capacitance is 20 $\mu$F. From the datasheet, $ESR = 1.7 \times 10^{-3}$ $\Omega$ can be obtained. Thus, the loss of filter capacitor $P_{FC}$ can be calculated as follows:

$$P_{FC} = \left(\Delta I_{op-max}\right)^2 \times ESR$$

(41)
The theoretical value of $\eta_{th}$ under various load percentages can be represented as follows:

$$\eta_{th} = \frac{P_{in}}{P_{out}} \times 100\% = \frac{P_{pu} - P_{loss}}{P_{pu}} \times 100\%$$  \hspace{1cm} (42)

where $P_{in}$, $P_{out}$, and $P_{loss}$ are the rated power, the output power, and the overall power loss, respectively. $P_{loss}$ can be represented as follows:

$$P_{loss} = P_{loss-HFT} + P_{loss-inductor} + P_{sw} + P_{con} + P_{FC}$$  \hspace{1cm} (43)

In addition, the estimated losses and measured losses of each component under the rated power of 20 kW are summarized in Fig. 28. In addition, the efficiency curve under the conditions of 10%~100% load rate is depicted in Fig. 29. During testing of the experimental 20 kW prototype, the peak efficiency was determined to be 96.1%, with an estimated maximum efficiency of 96.8%.

The SSTs in [30] and [45] combine medium-frequency (MF) isolation technology with MMC structure. Applying the mixed-frequency modulation strategy to the SMs, the LF to MF conversion is realized directly. The main advantage of these SSTs is that there is no need for an extra DCT behind the MMC rectifier stage, which reduces the number of SMs. Especially under the conditions of 10 kV MVAC and 1 MW rated power, the theoretical efficiency of the SST system exceeds 97%. However, a more effective control strategy is needed to suppress the SM’s voltage fluctuation, and the use of a MF transformer results in a large system volume. The grid-side current has a large THD value of about 5.5% and the value of the arm inductor is 2 mH.

In [10], an MMC-based SST is proposed. Each phase contains 20 cascaded SMs, totaling 120 HB SMs and 20 HFTs. Due to the fact that the DC/DC converters are connected behind each SM in the MMC, this significantly increases the number of active power devices. Therefore, an input series output-parallel (ISOP) DC-DC converter is connected behind the MMC rectifier stage in the SST [14], which greatly reduces the number of SMs and HFTs. However, the high-power HFT heat dissipation and the peak efficiency of the whole system are challenging. On the other hand, the two-stage SST contains a large number of capacitors, making the whole system volume difficult to further reduce. The peak efficiency and the grid current THD are measured at 95.8% and 2.7%, respectively. The parameter values of grid voltage, arm inductors, and load conditions are 10 kV, 6 mH, and 200 kW, respectively.

In [25], the MMC with FB-SMs is used as a direct connection to the MV utility grid, so as to get an uneven voltage ratio $R_{pu}$. In this way, the MMC operates as a step-down rectifier, and the rated voltage of the MVDC-Link is decreased to 2 kV. The fewer active power devices in the second stage might minimize the amount or size of the protection equipment. The value of the arm inductor is 5 mH and the operated power is 400 kW.

In [31], a triple-port SST using a resonant push-pull converter (RP3C) is proposed. The number of individual capacitors is greatly decreased to 120 uF. The main advantage is that the SMs can realize automatic voltage balance. However, the push-pull converter and center-tapped HFT are used on the secondary side, which causes large voltage stress on the active power devices and increases the difficulty of HFT design. The peak efficiency of the experimental prototype is 96.9% under the 2.4 kW load condition. The values of the grid current THD and arm inductor are 2.4% and 1.2 mH, respectively.
The qualitative comparison of the proposed converter with other SSTs seems to reveal weaknesses of the proposed SST, and the main issues can be divided into two aspects: the number of the SMs and system efficiency. Since an important feature of the proposed HI-MMC-based SST is the impact on downstream converters connected to the MVDC-Link, the number of DC transformers (DCTs) with a small or high number of connections are further elaborated. These issues are explained as follows:

1) SM’s number: Compared to other I-SM-based SSTs [31] and [32], the proposed converter does require more active power devices when obtaining a higher voltage ratio \( R_{(pu)} \). However, it can provide a MVDC-Link with a lower voltage amplitude, which means that the number of active power devices in the converters connected downstream will be reduced. Therefore, the total number of active power devices will have a different trend depending on the specific situation.

Assuming that the DCT connection of either the proposed HI-MMC-based SST or other I-SM-based SSTs has \( N_{\text{DCT}} \) DCTs for the MVDC to LVDC stage. The total number of active power devices in the whole MVDC system with different number of the DCTs is depicted in the Fig. 30. It can be seen that for a low number of DCTs, the [31] and [32] approaches will require fewer active power devices to construct MVDC system. On the other hand, for a high \( N_{\text{DCT}} \), the proposed HI-MMC-based SST always requires fewer total number of active power devices in the MVDC system.

An example is given for quantitative analysis. Assuming that the MVDC system includes two DCTs connected to the photovoltaic (PV) and the energy storage system (ESS), the proposed HI-MMC-based SST can match a 10 kV MVAC utility grid and a 10 kV MVDC system. Therefore, HI-MMC needs 270 half-bridges (HBs) in the system, which include 5 ICCs and 5 IBCs in each arm. In addition, the two 10 kV DCTs need 20 isolated DC/DC converters. A total of 350 HBs are needed in the MVDC system. Under the same conditions of voltage levels, [31] and [32] require 240 HBs to build a threephase hybrid power conversion system and 40 isolated DC/DC converters used in two DCTs. A total of 400 HBs are needed in the MVDC system. From this perspective, the objective of the proposed SST would be to have a lower MVDC link voltage for the next stage to reduce the number of converters connected downstream.

2) System efficiency:

Compared to the other SST topologies, the proposed HI-MMC, the I-MMC-based SST [31], and the RP^C-MMC-based SST [32] do not have the highest system efficiency, even though these SSTs can realize single-stage power conversion. The main reason for limiting their further efficiency improvement is that the isolation stage adopts a sinusoidal power transfer strategy. It means that it is difficult to optimize the efficiency of the I-SM over the entire operating range. However, the FB-MMC-based SST proposed in [25] uses a constant modulation ratio in the DC/DC isolation stage, and it suggests that it is possible to reach an efficiency bordering 99% \( \eta_{\text{DCCD}} \approx 98.8% \). Even if the MMC stage \( \eta_{\text{MMC}} \approx 99% \) is considered, it still has a good efficiency of more than 97%. However, it should be noted that the proposed HI-MMC-based SST, the I-MMC-based SST [31], and the RP^C-MMC-based SST [32] can effectively reduce the weight and volume of the overall system, which is an important characteristic of single-stage SST. Therefore, it is more suitable for some MV multiport application scenarios with limited volume or weight.
This paper proposes a novel topology known as HI-MMC, which achieves a higher $R_{pp}$ to realize difference voltage level between MVDC and MVAC. In previous sections, the operating principle, the efficiency analysis, and the design methods are illustrated. The simulation and experimental results of three-phase HI-MMC validate the correctness of the proposed SST. Compared with the conventional MMC-based SST topology, the HI-MMC topology has the following advantages:

1) Compared with the conventional MMC-based SST, the proposed topology has a higher $R_{pp}$, which can realize the decoupling design of MVAC and MVDC voltage amplitudes.

2) Due to the concept of high-frequency link introduced in the SMs, it totally eliminates the individual capacitors, which avoids complex voltage-balancing control and has a simple pre-charging process.

3) The output voltage of the IBC includes positive and negative levels, which have DC fault recovery potential. It will be further discussed in future work.

REFERENCES


Zhongchen Pei (Student Member, IEEE) was born in Liaoning Province, China, in 1994. He received the B.S. degree from Changchun Institute of Technology in Changchun, and M.S. degrees in electrical engineering from the Northeast Electric Power University, Jilin, China, in 2017 and 2020, respectively. He is currently working toward the Ph.D. degree in Electrical Engineering at Northeast Electric Power University, Jilin, China and as a visiting Ph.D. with the Chair of High-Power Converter Systems (HLU), Technical University of Munich, Germany. His current research interests include hybrid distribution transformer (HDT), Solid-State Transformer (SST), and hybrid MVDC/AC power grids.

Dehao Kong (Student Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from the Northeast Electric Power University, Jilin, China, in 2017 and 2020, respectively. He is currently working toward the Ph.D. degree with the Chair of High-Power Converter Systems (HLU), Technical University of Munich, Germany. His research interests include predictive control, DC/DC converters, and solid-state transformers.

Chao Liu (Graduate Student Member, IEEE) received the B.S. and M.Sc. degrees in Electronic and Information Engineering and Electrical Engineering from Northeast Electric Power University, Jilin, China, in 2016 and 2019, respectively. He is pursuing a Ph.D. with the Technical University of Denmark, Kongens Lyngby, Denmark. His research interests include wide bandgap devices and efficient and compact power converters for electrolysis systems.

Chuang Liu (M’12) received the M.S. degree from Northeast Electric Power University, Jilin, China, in 2009 and the Ph.D. degree from the Harbin Institute of Technology, Harbin, China, in 2013, both in electrical engineering. From 2010 to 2012, he was with the Future Energy Electronics Center, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, as a Visiting Ph.D. Student, supported by the Chinese Scholarship Council. In 2013, he became an Associate Professor in the school of Electrical Engineering, Northeast Electric Power University, where, since 2016, he has been a professor. His research interests include power-electronics-based on AC and DC transformers for future hybrid AC-DC power grids.

Dongbo Guo received the B.S. and M.S. degrees from Northeast Electric Power University, Jilin, China, in 2016, and 2019, respectively. He is currently working toward the Ph.D. degree in electrical engineering at Northeast Electric Power University, Jilin, China. He became a teaching assistant in the school of electrical engineering in Northeast Electric Power University, Jilin, China, in 2019. His current research interests include flexible operation and control of power grid based on ac/ac conversion, direct PWM ac/ac converters, and the application of high-power electronic conversion technology in smart grid.

Di Zhu (Student Member, IEEE) was born in Jilin Province, China, in 1998. He received the B.S. and M.S. degrees in electrical engineering from Northeast Electric Power University, Jilin, China, in 2018 and 2021, respectively. He is currently working toward the Ph.D. degree in electrical engineering at Northeast Electric Power University, Jilin, China and as a visiting Ph.D. with the Chair of High-Power Converter Systems (HLU), Technical University of Munich, Germany. His current research interests include solid-state transformer (SST), impedance modeling and stability analysis.

Yuanxiang Sun (Student Member, IEEE) was born in Shandong, China, in 1997. He received B.S. degree from School of Electrical Engineering, China University of Mining and Technology, China, in 2019, and received Master's degree from School of Electrical Engineering, Shandong University, China, in 2022. He is currently a Ph.D. candidate at Chair of High-Power Converter Systems (HLU), Technical University of Munich, Germany. His research interest is advanced control of power converters in offshore wind farm.

Marcelo Lobo Heldwein (Senior Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from the Federal University of Santa Catarina (UFSC), Florianópolis, Brazil, in 1997 and 1999, respectively, and the Ph.D. degree in electrical engineering from the Swiss Federal Institute of Technology (ETH Zürich), Zürich, Switzerland, in 2007. From 1999 to 2003, he was with industry, including research and development activities at the Power Electronics Institute, Brazil and Emerson Network Power, Brazil and Sweden. From 2007 to 2009, he was a Postdoctoral Fellow with the ETH Zürich and the UFSC. From 2010 to 2022, he was a Professor with the Department of Electronics and Electrical Engineering, UFSC. He is currently the Head of the Chair of High-Power Converter Systems (HLU), Technical University of Munich (TUM), Munich, Germany. His research interests include power electronics, advanced power distribution technologies, and electromagnetic compatibility. Dr. Heldwein is a Member of the Brazilian Power Electronic Society (SOBRAED), and a Member of the Advisory Board of PCIM Europe.