A high-speed CMOS current op amp for very low supply voltage operation

Bruun, Erik

Published in:
Proceedings of the IEEE International Symposium on Circuits and Systems

Link to article, DOI:
10.1109/ISCAS.1994.409423

Publication date:
1994

Document Version
Publisher's PDF, also known as Version of record

Citation (APA):
A High-Speed CMOS Current Opamp for Very Low Supply Voltage Operation

Erik Bruun
Electronics Institute, Bldg. 349
Technical University of Denmark
DK-2800 Lyngby
Denmark
(+45) 45 93 42 07
bruun@eiffel.ei.dth.dk

ABSTRACT

A CMOS implementation of a high-gain current mode operational amplifier (opamp) with a single-ended input and a differential output is described. This configuration is the current mode counterpart of the traditional voltage mode opamp. In order to exploit the inherent potential for high speed, low voltage operation normally associated with current mode analog signal processing, the opamp has been designed to operate off a supply voltage of 1.5V, and the signal path has been confined to N-channel transistors. With this design, a gain of 94dB and a gain-bandwidth product of 65MHz has been achieved at a power consumption of 30μW.

INTRODUCTION

One of the most popular methods for transformation between the current domain and the voltage domain in analog signal processing is the principle of adjoint networks [1]. Using this principle, many filter constructions well known and characterized in the voltage mode domain are easily transformed into current mode equivalents. Many of them can be implemented using current conveyors [2] as the basic active building block. However, other filters such as Deliyannis bandpass biquad require an active building block with a high gain [3]. In the voltage domain this is easily accomplished with a standard voltage mode opamp, and in the current domain the active building block needed is a current opamp with a single input and a differential output. In the present paper we show a CMOS implementation of a current opamp. As one of the advantages claimed for current mode signal processing is the potential for low voltage operation, the opamp has been designed to require only one N-channel threshold voltage drop in addition to four saturation drain-source voltage drops, making operation possible at a supply voltage as low as 1.5V, even in a standard CMOS process with threshold voltages of about 0.9V.

CURRENT OPAMP CONFIGURATION

A current mode opamp is basically an active device with a low input impedance, a high current gain, and a high output impedance [4, 5]. None of the fundamental components (bipolar transistors or MOS transistors) directly provide these characteristics in any of their basic configurations. Consequently, a two-stage structure is required, consisting basically of a common gate (or common base) input stage to provide a low input resistance and a common source (or common emitter) output stage to provide a high gain and a high output resistance. Thus, the current opamp can be considered as a transimpedance input stage followed by a transconductance output stage and the current gain is equal to the product of the transimpedance and the transconductance.
As a differential output is required, an obvious choice for the output stage is a differential long tail pair with constant current loads. With the tail current equal to the sum of the load currents, this stage provides a high output impedance transconductance stage with the output currents $i_{\text{OUT}^+} = -i_{\text{OUT}^-} = -g_{m2}v_{\text{Z}}/2$, where $v_{\text{Z}}$ is the differential input voltage to the stage and $g_{m2}$ is the transconductance of the output transistors. For high speed operation, N-channel transistors are preferable for the long tail pair. As the output stage is driven from a single ended input, one input to the long tail pair is simply connected to a constant bias voltage.

For the input, a common gate stage is required. The input resistance of a common gate stage is

$$R_i = \frac{1 + g_{d1}R_L}{g_{m1} + g_{mb1} + g_{d1}} \quad (1)$$

where $g_{m1}$, $g_{mb1}$, and $g_{d1}$ are the MOS input transistor gate transconductance, bulk transconductance, and drain–source conductance, respectively, and $R_L$ is the load resistance at the output (drain) of the common gate stage. From (1) it is evident that with $R_L$ approaching infinity, $R_i$ also approaches infinity. Hence, a moderate value of $R_L$ is required to have a low input resistance. However, a large value of $R_L$ is required in order to obtain a high transimpedance. These objectives can be met by inserting a current mirror between the common gate input stage and the output stage. With the additional requirement that both the input transistor and the current mirror transistors should be N-channel transistors (for high speed operation), the opamp configuration shown in fig. 1 results. It is evident that all transistor in the signal path are N-channel transistors. It is also seen that the minimum supply voltage required is the gate-source voltage for the output transistor plus the voltage drops required for the current sources $I_{SS3}$ and $I_{SS4}$.

With this configuration, the resulting differential current gain is

$$A_{0,\text{dm}} = \frac{i_{\text{out}^+} - i_{\text{out}^-}}{i_{\text{in}}} = R_z g_{m2} \quad (2)$$

where $R_z$ is the parallel combination of the current mirror output resistance and the current source $I_{SS3}$ output resistance.

The opamp also has a finite common mode gain given by

$$A_{0,\text{cm}} = \frac{i_{\text{out}^+} + i_{\text{out}^-}}{2i_{\text{in}}} = \frac{1}{4} \frac{R_z}{R_{SS4}} \quad (3)$$

where $R_{SS4}$ is the output resistance of the current source $I_{SS4}$. Hence, the common mode rejection ratio is

$$CMRR = 4g_{m2}R_{SS4} \quad (4)$$

It is seen that an arbitrarily high $CMRR$ can be achieved through the use of current sources, the output impedance of which can be arbitrarily high [6].

The input impedance $R_i$ is approximately

$$R_i = \frac{1}{g_{m1} + g_{mb1}} \quad (5)$$

as the last term in the nominator of (1) is much smaller than 1 and $g_{d1}$ is much smaller than $g_{m1}$.

The output impedance relations of the differential output stage are described by a common mode output impedance and a differential mode output impedance (corresponding to the common mode and differential mode input impedances for a voltage mode opamp with a balanced, differential input). With ideal current sources $I_{SS4}$, $I_{SS5}$, and $I_{SS6}$ (where $I_{SS4} = 2I_{SS5} = 2I_{SS6}$) the common mode output resistance is infinite and there is a perfect matching between the output currents. A difference between the bias current sources results in an offset error between the output currents. Finite current source output resistances result in finite values of common mode output resistance. With $R_{SS5} = R_{SS6}$ a small signal analysis yields the common mode output resistance

$$R_{out,\text{cm}} \approx \left(2\frac{g_{m2} + g_{mb1}}{g_{ds2}}\right)R_{SS4} \| R_{SS5} \quad (6)$$

and the differential mode output resistance

$$R_{out,\text{dm}} = 2/g_{ds2} \quad (7)$$

The opamp has a single dominant pole caused by the only high impedance node in the signal path, i.e. the input to the transconductance stage. With $C_i$ being the parallel connection of the input capacitance of the transconductance stage and the output capacitance of the current mirror output stage and $R_i$ being the output resistance of the current mirror in parallel with the output resistance of the current source $I_{SS3}$, we find the dominant pole at a frequency given by

$$P_d = \frac{1}{2\pi R_i C_i} \quad (8)$$

This leads to a gain bandwidth product given by

$$GBW = \frac{g_{m2}}{2\pi C_i} \quad (9)$$

The first higher order pole is most likely caused by the current mirror stage which contributes a pole at a frequency of

$$P_1 = \frac{g_m}{2\pi C_{\text{mirror}}} \quad (10)$$

where $C_{\text{mirror}}$ is the current mirror input capacitance in parallel with the output capacitance of the common gate input stage.
With this design, we find

\[
R_s = \left( \frac{g_{ds10}}{g_{m10} + g_{mb10}} + \frac{g_{ds13}}{g_{m13} + g_{mb13}} \right)^{-1}
\]

(11)

\[
R_{SS4} = \frac{1}{g_{ds14}}
\]

(12)

\[
R_{SS5} = \left( \frac{g_{ds16}}{g_{m16} + g_{mb16}} \right)^{-1}
\]

(13)

\[
C_s = C_{ds10} + C_{gs10} + C_{ds13} + C_{gs13} + C_{gd2} + C_{gs2}/2
\]

(14)

\[
C_{mirror} = C_{ds1} + C_{gs1} + C_{gs7} + C_{gd7} + C_{ds8} + C_{gs8} + C_{gs9} + 2C_{gd9} + C_{gs11} + 2C_{gd11}
\]

(15)

The circuit has been laid out and fabricated in an industry standard 2µm CMOS process. All transistors are laid out with minimum channel length, and all N-channel transistors have a channel width to length ratio of 10. The P-channel transistors M12, M13, M21, and M22 have a channel width to length ratio of 30. The P-channel transistors M6 and M7 have a channel width to length ratio of 60. The P-channel transistors M15, M16, M17, and M18 have a channel width to length ratio of 15. The circuit occupies a silicon area of approximately 250µm x 250µm (not including bias circuits).

**TABLE I**

<table>
<thead>
<tr>
<th>Transistor Small Signal Parameters and Opamp Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Transistor parameters</strong></td>
</tr>
<tr>
<td><strong>gm1, gm9, gm10, gm14</strong></td>
</tr>
<tr>
<td>0.150mS</td>
</tr>
<tr>
<td><strong>gm11, gm12, gm13</strong></td>
</tr>
<tr>
<td>0.024mS</td>
</tr>
<tr>
<td><strong>gd10</strong></td>
</tr>
<tr>
<td>0.576µS</td>
</tr>
<tr>
<td><strong>gd11, gd14</strong></td>
</tr>
<tr>
<td>0.482µS</td>
</tr>
<tr>
<td><strong>gm2</strong></td>
</tr>
<tr>
<td>0.105mS</td>
</tr>
<tr>
<td><strong>gm12</strong></td>
</tr>
<tr>
<td>0.018mS</td>
</tr>
<tr>
<td><strong>gd2</strong></td>
</tr>
<tr>
<td>0.262µS</td>
</tr>
<tr>
<td><strong>gm13</strong></td>
</tr>
<tr>
<td>0.126mS</td>
</tr>
<tr>
<td><strong>gm14</strong></td>
</tr>
<tr>
<td>0.037mS</td>
</tr>
<tr>
<td><strong>gd12</strong></td>
</tr>
<tr>
<td>0.268µS</td>
</tr>
<tr>
<td><strong>gm16</strong></td>
</tr>
<tr>
<td>0.065mS</td>
</tr>
<tr>
<td><strong>gm18</strong></td>
</tr>
<tr>
<td>0.018mS</td>
</tr>
<tr>
<td><strong>gd18</strong></td>
</tr>
<tr>
<td>0.134µS</td>
</tr>
<tr>
<td><strong>p1</strong></td>
</tr>
<tr>
<td>50MHz</td>
</tr>
</tbody>
</table>
Using the design equations (2)-(10) together with equations (11)-(15), we find the opamp characteristics given in Table 1 together with simulated values. The supply voltage used in the simulations is 1.5V and the bias current level $I_{SS}$ is 5$\mu$A. In the calculation of the capacitances $C_d$ and $C_{mirror}$ according to (14) and (15), it is found that the dominant terms are the drain–bulk capacitances $C_{db13}$ and $C_{db7}$ of the P–channel transistors M13 and M7, respectively. So, even though the signal path transistors are all N–channel, the frequency response is still limited by the parasitic capacitance of P–channel transistors. An obvious route for an optimization of the gain–bandwidth product would then be to increase the width of the output transistors. This would increase $g_{m2}$ and, hence, $A_{op}$ in proportion to the width increase while only slightly increasing $C_d$, i.e. only slightly decreasing $p_d$.

Fig. 3 shows the simulated open loop gain and phase response of the opamp. It is seen that the simulations confirm the predictions made from the simple design equations (2)-(10), and the opamp indeed provides a very high gain and bandwidth, even at a power supply of only 1.5V and 30$\mu$W.

Preliminary measurements on experimental devices obtained through EUROCHIP show performance characteristics close to the simulated values in Table 1. Characterization of the opamp is still in progress and will be reported later. Fig. 4 shows a chip photo of the opamp.

CONCLUSION

A CMOS implementation of a current mode opamp with complementary outputs has been described. The opamp provides a high current gain, and high unity gain bandwidth. It can operate at a supply voltage of 1.5V and provides an arbitrarily good matching of the output small signal currents.

Simulation results and measured results from a 2$\mu$m commercial CMOS process confirm the expected behaviour and demonstrate a low frequency gain of 94dB and a gain–bandwidth product of 65MHz at a modest power consumption of 30$\mu$W (excluding the bias circuitry).

REFERENCES


